TS2068 Technical Manual

This is the second edition of the manual published by Time Designs Magazine (now defunct). It is based on the original blue manual released by Timex Computer Corp. shortly before it folded. Aside from a page renumbering and some sections that were added in the second edition, there is not a lot of difference between the two.

This doc was captured using Adobe Acrobat 3.0, the only software I could find that did a half-decent job. There are still numerous errors where Acrobat got confused, but I'm too lazy to fix them.

Alvin 05/10/98 aralbrec@concentric.net

TIMEX SINCLAIR 2068 PERSONAL COLOR COMPUTER

TECHNICAL REFERENCE MANUAL

Prepared by

V. C. Corcoran and M H. Branigin

TIMEX COMPUTER CORPORATION Waterbury CT 06720

© May 1984

Second Edition Printing Published Exclusively by: TIME DESIGNS MAGAZINE CO. COLTON, OREGON 97017

C JANUARY 1986

PREFACE

This manual is dedicated to the many individuals associated with the Timex Computer Corporation in the development and production of the TS2068. Our special thanks to Nan Parsons who prepared the TS2068 Schematic and other drawings used in this manual.

While every effort has been made to make this document the technical complete and accurate, use of information contained herein is at user's sole risk. The Timex Corp. or its affiliates, and Time Designs Magazine Company assume no responsibility or liability for the safety or performance of any product manufactured relying on the technical data contained herein, or liability, loss, damage, any or expense sustained by reason of any claim that such products infringe any patent or other industrial property right.

The Second Edition of this Technical Manual has been reedited by Tim Woods. Special thanks to Bob Orrfelt and Dave Clifford for technical assistance.

If you would like to receive information on a magazine and other publications for the Timex Sinclair 2068, direct your inquiry to: Time Designs Magazine Company, 29722 Hult Rd., Colton, OR 97017.

TImex SInclair 2068 Technical Manual (2nd Edition), Copyright 1986 by the Time Designs Magazine Company. Reproduction of this document in whole or in part by any means without expressed written permission from Time Designs, Is prohibited by law.

This manual was printed by Toad'l Litho Printing and Composition, Oregon City, OR 97045.

TARLE OF CONTENTS

1.0 INTRODUCTION 1

1.1 **TS 2068 Overview** 1

1.1.1	Haı	rdware)	0vervi	ew	
	~	-	~	A -	-	

- 1.1.2 System Software Overview
- 1.1.3 Cartridge Software Overview
- 2.0 HARDWARE GUIDE 7

,

2.1 Major Hardware Functions 7

2.1.1 AC Adapter	
2.1.2 Voltage Re	gulation
2.1.3 Z80A ČPU	-
2.1.4 ROM	
2.1.5 32K RAM	
2.1.6 Programmabl	e Sound Generator
2.1.7 Joystick P	ort
2.1.8 Control Log	gic
2.1.9 Keyboard	-
2.1.10 16K Video	Display RAM
2.1.11 Video Gene	ration
2.1.12 Cassette I	/0
2.1.13 Port Map	

- 2.2 Schematic (see inside back cover and Appendix D)
- 2.3 Unit Absolute Ratings 53
- 2.4 Interfaces and Connectors 53
 - 2.4.1 System Bus Connector Pl
 - 2.4.2 Cartridge Connector J4
 - 2.4.3 Cassette I/0
 - 2.4.4 Joystick
 - 2.4.5 Composite Monitor Output
 - 2.4.6 **RF** Output
 - 2.4.7 Keyboard Interface Connector J9
 - 2.4.8 AC Adapter Power Plug
- 3.0 SYSTEM SOFTWARE GUIDE 65
- 3.1 Identifier 65

TABLE OF CONTENTS

(continued)

3.2 ROM Organization and Services 65

3.2.1	Home ROM	
	3. 2. 1. 1	Fixed Entry Points
	3.2.1.2	
	3. 2. 1. 3	
3. 2. 2	Extension	ROM
	3. 2. 2. 1	Fixed Entry Points
	3. 2. 2. 2	
	3. 2. 2. 3	Video Mode Change Service
		Extension ROM Interface Routine
RAM Organ	nization and S	Services 72
3. 3. 1	System Va	ri abl es
3.3.2	System Co	nfiguration Table
3. 3. 3	Machine S	0
3. 3. 4	OS RAM Ro	utines
	3. 3. 4. 1	RAM Interruption Handler

- 3. 3. 4. 2 RAM Service Routines
- 3.3.4.3 Function Dispatcher

4.0 SYSTEM I/O GUIDE 91

4.1 **I/O Channels** 91

3.3

4. 1. 1	Keyboard
4.1.2	Video Screen
4.1.3	2040 Dot Matrix Printer

- 4.2 Cassette Tape 102
- 4.3 Joysticks 104
 - 4.4 Software Generated Sound (BEEP) 105
 - 4.5 Programmable Sound Chip (SOUND) 105
 - 5.0 ADVANCED CONCEPTS 106
 - 5.1 Cartridge Software/Hardware 106
 - 5.2 Advanced Video Modes 117
 - **5.3 Other** 125

TABLE OF CONTENTS

(continued)

6.0 KNOWN "BUGS" AND CORRECTIONS 126 6.1 LROS and Machine Code AROS 126 6.2 Machine Code AROS 126 6.3 BASIC AROS 127 6.4 127 Video Mode Change Service 6.5 129 OS General RAM Routines 134 6.6 **APPENDICES** Appendix A · System ROM Maps/OS RAM Module 136 Appendix B · System Variables Definition File 150 Appendix C · Application Development Library 158 C-1 64-Colum Mode **C-Z** 80-Colum Mode 40-Colum Mode **c-3 c-4 Dual Screen Mbde c-5 Sprites** Appendix D · 288 TS2068 PCB Assembly Drawing **D-1** D- 2 TS2068 Parts List TS2068 Schematic Diagram **D-3** Appendix E - Expansion Buss Comparisons 295 Appendix F - Modifications for EPROMs 296

LIST OF FIGURES

FIGURE NO.	TITLE
1. 1-1	TS 2068 Block Diagram
1. 1-2	Memory Configuration
1.1-3	RAM Mapping
1.1-4	System Initialization Flowchart
2. 1. 3- 1	CPU Timing
2. 1. 3- 2	Op Code Fetch Timing
2. 1. 3- 3	Memory Read/Write Timing
2. 1. 3- 4	I/O Read/Write Timing Interrupt Request/Ack.Cycle
2. 1. 3- 5 2. 1. 4- 1	Rework for EPROM s
2. 1. 4-1 2. 1. 6-1	PSG Register Block Diagram
2. 1. 6-2	Tone Period Registers
2. 1. 6- 3	Noise Period Register
2. 1. 6-4	Mixer Control-I/O Enable Reg.
2.1.6-5	D/A Converter Signal Generation
2. 1. 6-6	Amplitude Control Registers
2. 1. 6-7	Variable Amplitude Control
2.1.6-8	Envelope Period Registers
2.1.6-9	Envelope Shape/Cycle Control Reg.
2. 1. 6-10	Envelope Generator Output
2. 1. 6-11	Envelope Generator Output Detail
2. 1. 7-1	Joystick Port Operation
2. 1. 8-1	Bank Selection Logic Video RAM Address Generation
2. 1. 8-2	Keyboard Schematic
2. 1. 9- 1 2. 1. 10- l	Video RAM Data Organization
2. 1. 10-1	Composite Video Signal
W. 1. 11 1	composite video signal
2. 4. 1- 1	Pl Mating Connector Mechanical Requirements
2.4.1-2	Pl Signal Layout
2.4.1-3	RGB Monitor Connection Schematic
2. 4. 2-1	J4 Mating Connector Mechanical Requirements
2.4.2-2	J4 Signal Layout
2.4.4-1	Joystick Connector
2. 4. 8-1	AC Adapter Plug
3. 2. 2-1	Ext. ROM Interruption Fielder
3. 2. 2-2	Ext. ROM Interface Routine
4. 1. 1- 1	Keyboard Mode Control
4. 1. 1-2	Keyboard Support Routines Flowcharts
4. 1. 2-1	Standard Character Table Locations
4. 1. 2-2	Screen Row/Column Designations
4. 2-1	Tape Header Formats
4. 3-1	Joystick Data Format
	-

LIST OF FIGURES (continued)

FIGURE NO.	TITLE
5. 1- 1	EPROM Cartridge Board Schematic
5.1-2	Ctdg. Bd. Conponent Side Artwork
5.1-3	Ctdg. Bd. Solder Side Artwork
5.1-4	EPROM Cartridge Bd. Solder Mask
6. 5- 1	GET STATUS Corrections
6. 5-2	PUT-WORD Corrections
6. 5- 3	BANK ENABLE and RESTORE_STATUS
	Corrections

LIST OF TABLES

TABLE NO.	TITLE
2-1	Z80A Control Signals
2. 1. 6- 1 2. 1. 6- 2	PSG I/O Enable Truth Table PSG I/O Port Truth Table
2. 1. 8- 1	SCLD I/O Pin Function Definitions
2. 1. 13- 1	I/O Port Map
2. 4. 1- 1	Pl Signal Definitions
2. 4. 1-2	Pl Signal Electrical Characteristics
2. 4. 2-1	J4 Signal Definitions
2. 4. 2- 2	J4 Signal Electrical Characteristics
2. 4. 4- 1	Joystick Connector Signal Assignment
3. 2. 2-1	Inputs to Video Mode Change Service
3. 3. 4-1	OS RAM Service Routines
3. 3. 4-2	Function Dispatcher Services

1.0 INTRODUCTION

This manual provides detailed technical information on the Timex Sinclair 2068 Personal Color Computer. In conjunction with the TS2068 User Manual, it is intended to assist the reader in understanding the architecture, hardware and software features, programming techniques and I/O techniques pertaining to the TS2068.

- 1.1 **TS2068 Overview**
 - 1.1.1 Hardware Overview

Figure 1.1-1 is a block diagram of the TS2068 showing the major functional components and their logical connections. These components are:

Control	Logi c	-	SCLD (Standard Cell Logic Device)
CPU	U	-	Z80A Microprocessor
RA!!		-	48K Random Access Memory
ROM		-	24K System Read-Only Memory
			(16K plus 8K Extension)

System Bus Connector Cartridge Connector Sound Generator/Speaker Video Circuits Cassette READ/WRITE Joystick Connectors


The TS2068 Cartridge Connector provides for the plug-in of cartridges containing programmed ROMs with up to 64K of addressable memory. The full 64K is not normally utilized (e.g., due to need for access to RAM for the machine stack). See Section 5.1 for details.

Figure 1.1-2 shows the standard TS2068 memory configuration comprised of the Home Bank, the ROM Extension Bank and the Dock (Cartridge) Bank. This memory is selectable as eight 8K 'chunks' with the Home Bank being enabled by default, i.e., any chunk not selected in the Extension or Dock Bank is automatically enabled in the Home Bank.

Memory selection and I/O are controlled via the I/O ports. These topics are covered in detail in later sections.


FIGURE 1.1-1











1.1.2 System Software Overview

The TS2068 System Software resides in the Home ROM, the Extension ROM, and dedicated RAM It supports the following functions:

System Initialization

- BASIC Interpreter (including BASIC cartridge support)

- BASIC I/O for Standard Peripherals

o keyboard o video screen o 2040 32-col. dot matrix printer o cassette tape o joysticks o software generated sound (BEEP) o programmable sound chip (SOUND)

- Video Mode Change Service

- · Interruption Servicing (Z80 Int. Mode 1)
- Bank Switching/Data Transfer Services
- Function Dispatcher (provides access to selected system routines via a Service Code input)


In addition, portions of the Home Bank RAM are used for the machine stack, the BASIC system variables, the Printer Buffer and the Display Files. Figure 1.1-3 shows the standard mapping of the Home Bank RAM and the mapping necessary when the second display file is to be used with the BASIC interpreter still functional. The Video Mode Change Service routine makes these memory modifications. Note that there is no direct support of the second display file via BASIC or in the system ROM I/O routines.

Figure 1.1-4 is a Flowchart of the System Initialization process.

FIGURE 1.1-3

STANDARD MAPPING OF


HOME BANK RAM



and the second second		
han a star a		127784
	1	199 0

FIGURE 1.1-4

SYSTEM INITIALIZATION



1.1.3 Cartridge Software Overview

The TS2068 supports two basic types of Cartridge or **ROM** Oriented designated as Software **LROS** (Language ROM Oriented Software) and AROS (Application ROM Oriented Software) which plug into the cartridge connector. They are identified via overhead bytes at Location 0 for an LROS or 32768 (8000H) for an AROS. The fundamental difference is that an LROS contains 280 machine code in memory chunk 0 and is in total control of the TS2068 **RESTART** implementation hardware including the and Interruption Mode setting and handling, while an AROS is dependent on the System ROM or an LROS for these functions if needed. An AROS written in BASIC, which may also include machine code accessed via the USR function, is supported from the System ROM BASIC Interpreter and is mapped beginning in memory chunk 4. An AROS may also be written entirely in Z80 machine code. An AROS written in any other high-level language would require an LROS supporting that language and would have to be integrated with the LROS in a single cartridge.

See Sections 3.2.1.2, BASIC AROS Support and 5.1, Cartridge Software/Hardware, for additional details.

2.0 HARDWARE GUIDE


2.1 Description of Major Hardware Functions

Figure 1.1-1 shows a simplified block diagram of the TS2068. The following functional units are described in the following sections:

SECTION	FUNCTIONAL UNIT
2. 1. 1	AC Adapter
2.1.2	Voltage Regulation
2.1.3	Z-80A CPU
2. 1. 3. 1	Address Bus
2. 1. 3. 2	Data Bus
2. 1. 3. 3	Control Signals
2.1.3.4	OP Code Fetch
2. 1. 3. S	Menory READ/WRITE
2.1.3.6	I/O READ/WRITE
2.1.3.7	Maskable Interruption
2.1.3.8	Non-Maskable Interruption (NMI)
2.1.4	ROM
2.1.5	32K RAM
2.1.6	Sound Generator
2.1.7	Joystick Port
2.1.8	Control Logic
2. 1. 8. 1	Bank Selection Logic
2.1.8.2	Z80 Clock Generator
2.1.8.3	Display File Access
2.1.8.4	Interruption Generation
2.1.9	Keyboard
2.1.10	16K Video Display RAM
2. 1. 11	Video Generation
2. 1. 11. 1	Composite Video
2. 1. 11. 2	RF Modulator
2.1.12	Cassette I/O
2. 1. 13	Port Map

2.1.1 AC Adapter


The AC Adapter transforms 117V AC (Nominal) to filtered DC via a step down transformer, full-wave bridge rectifier, and filter capacitor to supply from 14 to 25 volts at 1 amp over the AC voltage variation range of 105 to 130 V AC. Transformer isolation exceeds 1500 volts.



2.1.2 Voltage Regulation

Unregulated DC from the AC Adapter is supplied for regulation through a bi-filar torroidal inductor which reduces conducted line emanation for FCC compliance and through the power-ON/OFF switch located on the left side of the TS2068. This switch voltage is supplied to the System Bus Connector (see Section 2.4) and for regulation to the +12 V regulator and the +5 V regulator. Characteristics are as follows:

SUPPLY	VOLTAGE RANGE	CURRENT RANGE
5V	4.75 · 5.25V	200ma - 1.0 A
12v	11.5 · 12.5V	20ma - 100ma



The 12V regulator is a 78L12 series, regulator while the 5V regulator is a switching supply utilizing the 78S40 circuit.

2.1.3 Z-80A CPU

The Z-80A CPU of the TS2068 operates at a clock frequency of 3.53 MHz. Primary features of this CPU are:

> 158 instructions Dual register set Two index registers On-chip refresh logic


The Z-80 CPU executes instructions by proceeding through a sequence of operations that include:

- a) instruction Op code fetching
- b) **READ or WRITE memory**
- c) READ or WRITE I/O
- d) Acknowledge an interruption

The basic clock period is referred to as a T time or state and three or more T states make up a machine cycle. In the TS2068, each T-time is approximately 283 nanoseconds (2.83 X 10-7 seconds). Figure 2.1.3-1 illustrates the basic timing.

FIGURE 2.1.3-1

BASIC CPU TIMING EXAMPLE



2.1.3.1 Address **Bus**

Output from the Z-80 are 16-bits of address information, A0 · A15, which are high-active tri-state signals and address for memory data and I/O device exchanges.

2.1.3.2 Data Bus

These input/output signals from the Z-80, DO D7, constitute an 8-bit bi-directional, high-active, tri-state data bus used for data exchanges with memory and I/O devices.

2.1.3.3 Control Bus

Associated with the Z-80 are 13 control lines which are provided by or used by the Z-80 to control system operation. These signals are detailed in Table 2-1.

2.1.3.4 Op Code Fetch

The timing during an M cycle (OP Code Fetch) is shown in Figure 2.1.3-2. At the beginning of the M cycle the PC (Program Counter) is placed onto the address bus, then one-half clock time later the /MREQ signal goes active indicating that the memory address is stable. The RD signal is activated to indicate that memory read data should be gated onto the data At the rising clock edge during the T3 bus. state, the CPU samples the data on the data bus and deactivates the /RD and /MEQ signals. During the T3 and T4 states, the CPU decodes and executes the fetched instruction and the CPU places on the lower 7 bits of the address bus a memory refresh address and activates the /RESH signal indicating a refresh read is to begin when *MREQ* is activated.

2.1.3.5 Memory READ/WRITE

Memory read or write cycles other than Op Code Fetches are 3 clock periods long with the MREQ and RD signals used as in the fetch cycle. During a write cycle the WR signal is activated when the write data is stable on the data bus. The address and data bus contents remain stable for one-half T state after the WR signal goes active. Figure 2.1.3-3 illustrates.

FIGURE 2.1.3-2

INSTRUCTION OP CODE FETCH





FIGURE 2.1.3-3

MEMORY READ OR WRITE CYCLES




2.1.3.6 I/O READ/WRITE

During I/O operations $\overline{\text{TORQ}}$ and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ are activated on the leading edge of the T2 clock and a single Wait state is automatically inserted as illustrated in Figure 2.1.3-4. The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are used to enable data from the addressed port onto the data bus and to, on the rising edge of $\overline{\text{WR}}$, clock data to the I/O port, respectively. Note that external I/O may stretch the activation period of the WAIT line to extend the I/O cycles.

FIGURE 2.1.3-4

INPUT OR OUTPUT CYCLES




Insertedby Z80 CPU

2.1.3.7 Maskable Interruption

When enabled by software, when BUSRO is not active and when INT is active at the rising edge of the last clock of any instruction, a maskable interruption occurs during the subsequent M cycle, as illustrated in Figure 2.1.3-5.

FIGURE 2.1.3-5





In Interruption Mode 0, the interrupting I/O device places any instruction on the data bus during the IORQ activation and the CPU executes that instruction. The RESTART instruction is commonly used for this purpose. RESET will automatically set Interruption Mode 0.

In Interruption Mode 1, the CPU executes a RESTART to Location 0038H. This is the mode normally used by the TS 2068 software.

In Interruption Mode 2, the CPU concatenates the 8-bit argument, which must be a E-byte boundary address, with the 8-bit I Register contents to form a 16-bit pointer to a memory table entry containing the 16-bit service routine address the first byte in the table being the low order portion of the address. Once the interrupting device supplies the lower portion of the pointer (for concatenation), the CPU automatically pushes the PC onto the stack, obtains the starting address from the table, and does a jump to that address. 19 clock periods are required to complete this sequence.

2.1.3.8 Non-Maskable Interruption (NM)

A pulse on the NMT input to the Z80 sets the internal latch which is tested by the CPU at the end of each instruction. The NMT has priority over the mskable interruption and its reponse is identical to the mskable interruption (Mode 1) except that the call location is 0066H instead of 0038H.

- NOTES: 1. The NMI is not used by the TS 2068.
 - 2. Conments in the ROM listing claiming to "mask the NMI" via the DI instruction are incorrect. The DI instruction masks only the maskable interruption.

TABLE 2-1

Z-80 CONTROL SIGNALS

ACRONYM

DEFINITION

- SYSTEM CONTROLMTMachine Cycle 1Output, active low. This
signal indicates that the current machine cycle
is-the OP code fetch cycle. During execution
of instructions having a 2-byte OP code, this
signal is generated as each OP code byte is
fetched. MT is also used with TORQ to indicate
an interrupt acknowledge cycle.
 - MREQ <u>Memory Request</u> · Tri-state output, active low. This signal indicates that the Address Bus holds a valid address for a memory read or write operation.
 - IORO I/O Request - Tri-state output, active low. This signal indicates that the lower half of the Address Bus holds a valid I/O address for an I/O read or write operation. This signal is MT in used with connection also with acknowledging an interruption, indicating that an interrupt response vector can be placed on the data bus. I/O operations never occur during MT time.
 - RD <u>Memory Read</u> Tri-state output, active low. This signal indicates that the CPU wants to read data from memory or an I/O device. The addressed memory or device should use this signal to gate the requested data onto the CPU data bus.
 - WR <u>Memory Write</u> Tri-state output, active low. This signal indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.
 - RI-SHRefresh · output, active low. This signal
indicates that the lower 7 bits of the Address
Bus contain a refresh address for dynamic
memories and the current. 7 signal should be
used to do a refresh read to all dynamic
memories. A7 is a logic zero and the upper 8
bits of the Address Bus contain the contents of
the I Register.

TABLE 2-1

Z80 CONTROL SIGNALS (continued)

ACRONYM

' DEFINITION

- CPU CONTROL HALT <u>Halt State</u> · Output, active low. This signal indicates that the CPU has executed a HALT instruction. CPU operations are suspended until a Non-Maskable or a Maskable Interruption (with the mask enabled) occurs. While halted, the CPU executes NOP's to maintain memory refresh.
 - WAIT Wait Input, active low. This signal indicates to the CPU that the addressed memory or I/O device is not ready for a data transfer. The CPU will continue to enter wait states as long as this signal is active. This allows for synchronization of the CPU to external devices of varying speeds.
 - INT Interrupt Request · Input, active low. This signal is generated by external devices and is honored at the end of the current instruction if the interrupt is not masked by the software and if the BUSRQ signal is not active. When CPU accepts the interruption, an the acknowledge signal is sent out at the beginning of the next instruction cycle (TORQ at M time). There are three interruption modes selectable by the software.
 - NMINon-Maskable Interruption · Input, negative
edge triggered. This signal has a higher
priority than INT and is always recognized at
the end of the current instruction (cannot be
masked). The CPU is forced to restart to
location 0066H with the program counter saved
in the external stack. NOTE: The NM is not
used in the TS2068 ROM software design.


TABLE2-1

Z80 CONTROL SIGNALS (continued)


ACRONYM

DEFINITION

- **RESET Reset** - Input, active low. This signal forces the program counter to zero and initializes the CPU. Address and data buses go to their high impedance state and control output signals to their inactive state. No refresh occurs. Initialization includes: Disable the interrupt enable flip-flop and set Register I, Register R and the Interrupt Mode all to Zero.
- CPU BUS CONTROL BUSRQ Bus Request - Input, active low. This signal is used to request the CPU address bus, data bus and tri-state output control signals to qo to a high impedance state permitting other devices to control these buses. The CPU sets these buses to a high impedance state at the termination of the current Machine cycle.
 - **BUSAK** Bus Acknowledge - Output, active low. This signal is used to indicate to the requesting device that the CPU has set its address, data and control bus signals to a high impedance state in response to BUSRQ.




REWORK TO REPLACE ROM s with EPROM s



2.1.4 ROM

The system includes both a 16K byte ROM and an 8K byte ROM mapped into the address space as shown below.



Section 2.1.8.1 describes the selection of the Home Bank and Expansion Bank via the control logic.

The devices involved are a 23128 and a 2364 for the 16K byte (128K-bit) and the 8K byte (64K-bit) ROM's respectively. Direct replacement of these devices with 27128 and 2764 EPROM's is not possible since pins 1 and 27 must be maintained in the high state for those devices (see schematic in Section 2.2). To replace U16 and U20 with 27128 and 2764 EPROM's requires the rework shown in Figure 2.1.4-1.

(1) Cut input to pin 27 on each chip.

(2) Wire +5V to pins 1 and 27 on each chip to pull high.

If U20 is to be a 27128, then replace the RD input to pin 26 with address Al3 from pin 26 on U16.

2.1.5 32K RAM (Address 8000-FFFFH)

The upper 32K of RAM is composed of four 200ns 4416's (16K x 4 dynamic RAMs).

2.1.6 Sound Generator

The Programmable Sound Generator (GI 8912) is accessed via Ports OF5H (Address) and OF6H (Data). The basic registers in the PSG which produce the programmed sounds include:

Tone Generators: Produce the basic square wave tone frequencies for each channel (A, B, C).

Noise Generator: Produces a frequency modulated pseudo-random pulse width square wave output.

Mixers: Combine the outputs of the Tone Generators and the Noise Generator. One for each channel (A, B, C).

<u>Amplitude Control</u>: Provides the D/A Converters with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the Envelope Generator.

<u>Envelope Generator:</u> Produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.

<u>D/A Converters</u>: The three D/A Converters each produce up to a 16-level output signal as determined by the Amplitude Control.

An additional register is shown in the PSG Block Diagram (Figure 2.1.6-1) which has nothing directly to do with the production of sound -- this is the I/O Port (A). Data to/from the CPU may be read/written to/from the 8-bit I/O Port without affecting any other function of the PSG. The TS 2068 uses the I/O Port to access the joysticks.

2.1.6.1 Tone Generator Control (Registers RO-R5)

The frequency of each square wave generated by the three Tone Generators (one each for Channels A, B, and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programed 12-bit Tone Period value. Each 12-bit value is obtained in the PSG by combining the contents of the relative Coarse and Fine Tune registers, as illustrated by Figure 2.1.6-2.

Note that the 12-bit value programed in the combined Coarse and Fine Tune registers is a period value -- the higher the value in the registers, the lower the resultant tone frequency.

Note also that due to the design technique used in the Tone Period countdown, the lowest period value is 000000000001 (divide by 1) and the highest period value is 11111111111 (divide by 4095).


FIGURE 2.1.6-l

PSG REGISTER BLOCK DIAGRAM

R	EGIST	ER		1			ΒI	T]
DEC	HEX	OCT		B7	B6	B5	B4	B3	B2	B1	BO
RO	RO	RO	Channel A			8 B	it Fin	e Tune			
R1	R1	R1	Tone Period	1111	//////	//////	//////	4 B	it Coa	rse	Tune
R2	R2	R2	Channel B			8 B	it Fin	e Tune			
R3	R3	R3	Tone Period	1111	//////	/////	//////	4 B	it Coa	rse	Tune
R4	R4	R4	Channel C			8 B	it Fin	e Tune			
R5	R5	R5	Tone Period	11111	/////	/////	/////	4 B	it Coa	rse	Tune
R6	R6	R6	Noise Period	//////////////// 5 Bit Period Control							
1				IN/OUT NOISE TONE							
R7	R7	R7	Enable	IOB	IOA	С	В	A	С	B	A
R8	R8	R10	Ch.A Amplitude	1111	$\Pi\Pi\Pi$	$\Pi\Pi\Pi$	М	L3	L2	Ll	L 0
R9	R9	R11	Ch.B Amplitude	V//	'//////	//////	// М	L3	L2	L1	L 0
R10	RA	Rl2	Ch.C Amplitud	le I,				М	L3 L	2	L1 L0
Rll	RB	Rl3	Envelope			8	Bit Fi	ne Tun	еE		
R12	RC	R14	Period	•	8 Bit Coarse Tune E						
			Envelope	17777	TTTTT	ППП	$\Pi\Pi\Pi$				1
R13	RD	R15	Shape/Cycle	/////	<u> </u>	<u>/////</u>	<u>//////</u>	CONT.	ATT.	ALT.	HOLD
			I/O Port A								
R14	RE	R16	Data Store	!		8 Bit	Paral	lel I/	0 on P	ort .	A

FIGURE 2.1.6-2

12-BIT TONE PERIOD (TP) TO TONE GENERATOR



2.1.6.1 (continued)

The equations describing the relationship between the desired output tone frequency and the input clock frequency and Tone Period value are:

(a)
$$fT = \frac{fCLOCK}{16TP}$$
 (b) $TP = 256CT + FT$
10 10

Where:	fT =	Desired tone frequency
	fclock =	Input clock frequency
	TP = 10	Decimal equivalent of the Tone Period bits TPll to TPO
	CT = 10	Decimal equivalent of the Coarse Tune register bits B3 to BO (TPll to TP8)
	FT = 10	Decimal equivalent of the Fine Tune register bits B7 to B0 (TP7 to TP0)

From the above equations, it can be seen that the tone frequency can range from a low of:

fCLOCK/65520 (wherein TP = 4095) 10 10

to a high of:

fCLOCK/16 (wherein TP = 1). 10

The TS 2068 uses a 1.76475 MHZ input clock, so it can produce a range of 26.9 Hz to 110 kHz.

2.1.6.1 (continued)

To calculate the values for the contents of the Tone Period Coarse and Fine Tune registers, given the input clock and the desired output tone frequencies, we simply rearrange the above equations, yielding:

(a)
$$TP = \frac{fCLOCK}{16 fT}$$
 (b) $CT + FT = TP$
10 $\frac{10}{256}$ $\frac{10}{256}$

Example 1: fT = 1 kHZ fCLOCK = 1.76475 MHz TP = 1.76475x 10 10 3 16(1x10) = 110.3

Substituting this result into equation (b):

СТ	+FT	=	110.3
10	10		10
	256		256

resulting in:

CT = 0	= 0000 (B 3- B 0)
10	2
FT = 110	= 01101110 (B7-B0)
10 10	2

Example 2:	fT = 100 Hz		fCLOCK =	1.76475	MHz
	6				
TP	= 1.76475~10				
10	2	=	1103		
	16(1x10)				

Substituting this result into equation (b):

$$\begin{array}{rcl} \mathbf{CT} & + & \mathbf{FT} & = & \mathbf{1103} \\ \mathbf{10} & & \mathbf{10} & \\ & & \mathbf{256} & \mathbf{256} \end{array} & = & \mathbf{4} + & \mathbf{79}/\mathbf{256} \end{array}$$

resulting in:

2.1.6.2 Noise Generator Control (Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 5-bit Noise Period value. This 5-bit value consists of the lower 5 bits (B4-B0) of Register R6 as illustrated by Figure 2.1.6-3.

FIGURE 2.1.6-3

NOISE PERIOD REGISTER R6

B /	B6	B5	B4	B 3	B2	B1	BO
NO	r USF	D	5-1	BTT	NOISE	PERI	OD (NP)
		-			SE GEN		

Note that the 5-bit value in R6 is a period value -- the higher the value in the register, the lower the resultant noise frequency. Note also that, as with the Tone Period, the lowest period value is 00001 (divide by 1); the highest period value is 11111 (divide by 31).

10

The noise	frequency	equati on	is:	fN	=	FCLOCK 16 NP 10
Where:		fN	= Desired n	noi se	f	requency

FCLOCK	= Input clock frequency
NP	= Decimal equivalent of the
10	Noise Period register bits
	B4 - B0 .

From the above equation it can be seen that the noise frequency can range from a low of fCLOCK/496 (wherein NP =31)

clock, for example, would produce a range of noise frequencies from 3.6 kHz to 110.3 kHz.

10

To calculate the value for the contents of the Noise Period register, given the input clock and the desired output noise frequencies, we simply rearrange the above equation, yielding:

NP = fCLOCK/16fN10

2.1.6.3 Mixer Control I/O Enable (Register R7)

Register 7 is a multi-function Enable register which controls the three Noise/Tone Mixers and the two general purpose I/O ports.

The Mixers, as previously described, combine the noise and tone frequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5 thru B0 of R7.

The direction (input or output) of the two general purpose I/O ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7. Note that in the TS 2068 there is no second I/O Port B.

These functions are illustrated by Figure 2.1.6-4 and Tables 2.1.6-1 and 2.1.6-2 below.

FIGURE 2.1.6-4

MIXER CONTROL - I/O ENABLE REGISTER R7




TABLE 2.1.6-1

I/O ENABLE TRUTH TABLE

NOISE ENA	BLE TRUTH TABLE	TONE EN	ABLE TRUTH TABLE
R7 BITS	Noise tnabled	R/ BITS	Tone tnabled
B5 B4 B3	on Channel	B2 Bl BO	on Channel
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	C B A C B - C - A C B A B - A 	$\begin{array}{ccccccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	C B A C B - C - A c B A B - A

TABLE 2.1.6-2

I/O PORT TRUTH TABLE

R7 BITS	I/O Port Status
B6	IOA
0 1	Input output

NOTE

Disabling noise and tone does not turn off a channel. Turning a channel off can only be accomplished by writing all zeroes into the corresponding Amplitude Control register, R8, R9 or R10 (refer to Paragraph 2.1.6.4).

2.1.6.4 Amplitude Control (Registers R8, R9, R10)

The amplitudes of the signals generated by each of the three D/A Converters (one each for Channels A, B, and C) is determined by the contents of the lower 5 bits (B4-B0) of Registers R8, R9 and R10 as illustrated by Figure 2.1.6-5.

FIGURE 2.1.6-5

D/A CONVERTER SIGNAL GENERATION

AMPLITUDE CONTROL REGISTER #	CHANNEL
R8	A
R9	B
R1 0	C
NOT M USED	B3 B2 B1 B0
Anplitude	e 4-Bit Fixed
'Mode'	Amplitude Level

2.1.6.4 (continued)

The amplitude 'mode' (Bit M) selects either fixed level amplitude (M=0) or variable level amplitude (M=1). It follows then that Bits L3-L0 defining the value of a 'fixed' level amplitude, are only active when M=0. When fixed level amplitude is selected, it is 'fixed' only in the sense that the amplitude level is under the direct control of the system processor (via bits L3-L0). Varying the amplitude when in this 'fixed' amplitude mode requires in each instance the direct intervention of the system processor via an address latch/write data sequence to modify the L3-L0 data.

When M=l (select 'variable' level amplitudes), the amplitude of each channel is determined by the envelope pattern as defined by the Envelope Generator's 4-bit output E3-E0 (refer to Paragraph 2.1.6.5).

The amplitude 'mode' (Bit M) can be thought of as an 'envelope enable' bit, i.e. when M=O the envelope is not used, and when M=l the envelope is enabled.

Figure 2.1.6-6 illustrates all combination of the 5-bit Amplitude Control.

FIGURE 2.1.6-6

AMPLITUDE CONTROL REGISTERS

AMPLITUDE CONTROL REGISTER # R8 R9 R10								<u>(</u>	CHANN A B C	<u>VEL</u>		
B7 NOT	B6 USE	B5 D	B4 M	B3 L3	B2 IL2	BT L1	BO 1 .15	Anpli		le Co Itput	ontrol	
			0 0 0 0 0	. * i	。。 · * · i	0 : i	0 : i	*0 • • 1	0	0 1	0 • • 1	The amplitude is fixed at 1 of 16 levels as determined by L3-L0.
			1	X (X=	X Don'	X t Ca	X are)	E3	E2	El	ЕО	The amplitude is variable at 16 levels as deter- mined by the output of the Envelope Gen.

*The all zeros code is used to turn a channel "off".


~

2.1.6.4 (continued)

Figure 2.1.6-7 graphically illustrates a selection of variable level (envelope-controlled) amplitude where the 16 levels directly reflect the output of the Envelope Generator. A fixed level amplitude would correspond to only one of the levels shown, with the level directly determined by the decimal equivalent of Bits L3-L0.

FIGURE 2.1.6-7

VARIABLE AMPLITUDE CONTROL (M=1)



2.1.6.5 Envelope Generator Control (Registers Rll, R12, R13)

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG; first, it is possible to vary the frequency of the envelope using registers Rll and R12; and second, the relative shape and cycle pattern of the envelope can be varied using register R13. The following paragraphs explain the details of the envelope control functions, describing first the envelope period control and then the envelope shape/cycle control.

2.1.6.5.1 Envelope Period Control (Registers Rll, R12)

The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programed 16-bit Envelope Period value. This 16-bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune registers, as illustrated by Figure 2.1.6-8.

FIGURE 2.1.6-8

16-BIT ENVELOPE PERIOD (EP) TO ENVELOPE GENERATOR

ENVELOPE COARSE TUNE REGISTER R12	ENVELOPE FINE TUNE REGISTER RI1
B7 B6 B5 B4 B3 B2 B1 B0	<u>B7 B6 B5 B4 B3 B2 B1 B0</u>
EP15 EP14 EP13 EP12 EP11 EP	10 EP9 EP8 EP7 EP6 EP5 EP4 EP3 EP2 EP1 EP0

Note that the 16-bit value programmed in the combined Coarse and Fine Tune registers is a <u>period</u> value - the higher the value in the registers, the lower the resultant envelope frequency.

The envelope frequency equations are:

(a)
$$fE = \frac{fCLOCK}{256 EP}$$
 (b) $EP = 256 CT + FT$
10 10 10

Where:

fE =	Desired envelope frequency	
fCLOCK=	Input clock frequency	
EP =	Decimal equivalent of the Envelope	
10	Period bits EP15-EP0	
CT =	Decimal equivalent of the Coarse	
10	Tune register bits 87-80 (EP15-EP8)	
FT =	Decimal equivalent of the Fine	
10	Tune register bits B7-B0 (EP7-EP0)	

From the above equation it can be se	en that the envelope frequency can		
range from a low of fCLOCK/16, 766, 960 (wherein EP = 65, 535)			
0	10 10 10		
to a high of fCLOCK/256 (wherein EP	=l). Using a 1.76475 MHz clock,		
10 10			
for example, would produce a range of	of envelope frequencies from 0.105		

Hz to 6893.6 Hz.

To calculate the values for the contents of the Envelope Period Coarse and Fine Tune registers, given the input clock and the desired envelope frequencies, we rearrange the above equations, yielding:

(a)
$$EP = \frac{fCLOCK}{256fE}$$
 (b) $CT + FT = EP$
10 $\frac{10}{256} = \frac{10}{256}$

Example:

$$EP = \frac{1.76475 \times 10}{256(0.5)} = 13787$$

Substituting this result into equation (b):


CT + FT = 13787 = 53 + 219 $10 - \frac{10}{256} = 256$ CT = 53 = 00110101 (B7-B0) 10 - 2 FT = 219 = 11011011 (B7-B0) 2

2.1.6.5.2 Envelope Shape/Cycle Control (Register R13)

The Envelope Generator further counts down the envelope frequency by 16, producing a 16-state per cycle envelope pattern as defined by its 4-bit counter output, E3-E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/count down) of the 4-bit counter and by defining a single-cycle or repeat-cycle pattern. This envelope shape/cycle control is contained in the lower 4 bits (B3-B0) of register R13. Each of these 4 bits controls a function in the envelope generator, as illustrated in Figure 2.1.6-9.

FIGURE 2.1.6-9

ENVELOPE SHAPE/CYCLE CONTROL REGISTER (R13)



The definition of each function is as follows:

- HOLD When set to logic "1", limits the envelope to one cycle, holding the last count of the envelope counter (E3-E0 = either 0000 or 1111, depending on whether the envelope counter was in countdown or countup mode respectively.
- ALTERNATE When set to logic "l", the envelope counter reverses count direction (up-down) after each cycle.

NOTE


When both the Hold bit and the Alternate bit are ones, the envelope counter is reset to its initial count before holding.

- ATTACK When set to logic "l", the envelope counter will count up (attack) from E3-E0 = 0000 to E3-E0 = 1111; when set to logic "0", the envelope counter will count down (decay) from 1111 to 0000.
- CONTINUE When set to logic "l", the cycle pattern will be as defined by the Hold bit; when set to logic "0", the envelope generator will reset to 0000 after one cycle and hold at that count.


To further describe the above functions, numerous charts of the binary count sequence of E3-E0 could be used, showing each combination of Hold, Alternate, Attack and Continue. However, since these outputs are used (when selected by the Amplitude Control registers) to amplitude modulate the output of the Mixers, a better understanding of their effect can be accomplished via a graphic representation of their value for each condition selected, as illustrated in Figures 2.1.6-10 and 2.1.6-11.

FIGURE 2.1.6-10

ENVELOPE GENERATOR OUTPUT



DETAIL OF TWO CYCLES OF FIGURE 2.1.6-10



2.1.6.6 I/O Port Data Store (Register R14)

Register R14 functions as an intermediate data storage register between the PSG/CPU data bus (DA7-DA0) and the I/O Port (IOA7-IOAO). This port is available for reading the joysticks. Using register R14 for the transfer of I/O data has no effect at all on sound generation.

To output data from the CPU bus to a peripheral device connected to I/O Port A would require the following steps:

- 1. Latch address R7 (select Enable register)
- 2. Write data to PSG (setting R7, B6=1)
- 3. Latch address R14 (select IOA register)
- 4. Write data to PSG (data to be output on I/O Port A)

To input data from I/O Port A to the CPU bus would require the following:

- 1. Latch address R7 (select Enable register)
- 2. Write data to PSG (setting R7 B6=0)
- 3. Latch address R14 (select IOA register)
- 4. Read data from PSG (data from I/O Port A)

Note that once loaded with data in the output mode, the data will remain on the I/O port until changed either by loading different data, by applying a reset (grounding the Reset pin), or by switching to the input mode.

Note also that when in the input mode, the contents of register R14 will follow the signals applied to the I/O port, However, transfer of this data to the CPU bus requires a "read" operation as described above.

2.1.7 Joystick Port Operation

The joystick port (Register 14 of the Sound Chip - Section 2.1.6.6) is read via an IN-instruction directed at port F6H with selection of activating data from the left (player 1) or right (player 2) determined by Address bits 8 and 9 as shown in Figure In order to address Register 14, a OEH must be written 2.1.7-1. to port F5H (Sound Generator Address) prior to reading joystick Section 4.4 describes the software sequence necessary to data. control this hardware.

In the example of Figure 2.1.7-1, the joystick, shown schematically in the lower left of the drawing, is composed of a movable center stick which is pushed up to touch the up-contact and, therefore, electronically connects pin-8 to pin-1. In **this** a read of port F6H with address bit A8 high, causes state. actions as follows:


- (1) (2) Address A8 high turns on transistor Q8
- Q8 drives cable pin-8 low
- (3)The movable center stick of the joystick in contact with the up-contact results in a conductive path from cable pin-8 to cable pin-1.
- (4) **Pin-1** low results in a 0 in bit position 0 of the I/Oregister via the isolation diode.

The various positions of the stick similarly result in various bits being read from the I/O register.

Note that +5 volts and ground are available on the connector so +5V logic could be attached to the joystick port.

FIGURE 2.1.7-l





2.1.8 Control Logic

The control logic of the TS2068 is primarily a Standard Cell Logic Device in a 68-pin JEDEC leaded carrier package and includes the following major functions:

SECTION	FUNCTION
2. 1. 8. 1	Bank Selection Logic
2.1.8.2	Z-80 Clock Generation
2.1.8.3	Display Timing, DMA Display File Access, Attribute Control, and Pixel Data Serial Shift
2.1.8.4	Interruption Generation

BEEP Output (See Section 2.1.13.2) CASSETTE I/O (See Section 2.1.12).

Additionally, Table 2.1.8-1 provides a description of the function of each SCLD I/O pin. See the System Schematic in Appendix D for pin numbering.

2.1.8.1 Bank Selection Logic

The TS2068 is a Z-80 based computer, therefore it can directly address only 64K bytes of memory via its 16-bit address. Additionally, since the Z-80 has no relocation or indirection capability, the conventional technique of extending the memory space available to the Z-80 is bank switching. The TS2068 provides extended bank switching by allowing selection of memory in 8K "chunks" which are identified by bank number and chunk number as illustrated in Figure 2.1.8-1 for the internal bank selection logic. The externally sourced \overrightarrow{BE} (Bank Enable) signal can be used by external logic to disable the internally controlled memories.

As shown in Figure 2.1.8-1:

- (1) The cartridge is selected on a memory access with:
 - a. Port FF bit 7 = 0
 - b. The HSR at port F4h has a "1" in the bit selected by a decode of Address bits A13-A15. and
 - C. **BE is high**

causing activation of ROSCS (ROS Chip Select).

- (2) The EXROM bank is selected on a memory access with:
 - a. Port FF bit 7 = 1
 - b. The HSR at port F4H has a "1" in the bit selected by a decode of Address bits Al3 · A15.
 - C. **BE** is **high**

causing the activation of EXROM (Ext. ROM Enable)

- (3) The Home Bank is selected on a memory access with
 - a. The HSR at Port F4H has a "0" in the bit selected by a decode of Address bits Al3

 A15.
 b. BE is high.


causing the activation of the appropriate enable signal as detailed below.


To understand the details of the schematic, of Section 2.2 (Appendix D):

- (1) SELECT CARTRIDGE of Figure 2.1.8-1 involves activating ROSCS to its low active state
- (2) SELECT EXROM of Figure 2.1.8-1 involves activating EXROM to its low active state
- (3) SELECT HOME BANK of Figure 2.1.8-1 involves
 - a. Activating ROMCS to its low active state when A15=0 and A14=0
 - b. Activating CAST to its low active state when A15=0 and A14-1
 - c. Activating CAS2 to its low active state when Al5=1 and A14-0
 - d. Activating CAS3 to its low active state when Al5=1 and A14=1.

FIGURE 2.1.8-1

BANK SELECTION LOGIC





SCLD I/O PIN FUNCTION DEFINITIONS

SYMBOL	NAME	DIRECTION OF SCLD IN/OUT	FUNCTION
AO- A7 Al 3- A15	Address Bus	In	Address Bus lines Input from Z80A
DO- D7	Data Bus	In/Out	Data Bus inputs/outputs from/to Z80A through U9-74LS245 or inputs from display RAM (16K) · U6 and U7
KBO- KB4	Keyboard Outputs	In	Inputs from 5 lines of keyboard matrix - goes low at one of 8 address line (active low) sequences on I/O Request
A7R	A7+Refresh	out	To refresh and address 8th bit address line input of RAM memory (not display) of 32K of 4416 RAM's (Home Bank 8000H to FFFFH)
MAO- MA7	Muxed Adrs. Bus	out	Display memory muxed address bus and refresh
TS	Tri-State Display Memory Ctl.	out	Tri-State control for address and data buffers when CPU is address- ing display memory at same time display controller is addressing the display memory
OCPU	Clock to CPU	out	CLK · Clock to Z80A CPU which is interrupted to stop CPU when CPU wants to address display RAM at same time as display controller
RD*	Read Direction Control to SCLD	out	To control read/write direction of 74LS245 Data Bus Buffer be- tween CPU and SCLD
ROMCS	Home ROM Chip Select	out	To activate the 16K Home ROM (first 16K) when memory selection (MS) is set to Home Bank
RAST	Row Address Strobe #1	out	To activate row address strobe for display memory only during memory read/write, refresh and display read

SCLD I/O PIN FUNCTION DEFINITIONS (continued)


SYMBOL	NAME	DI RECTION OF SCLD IN/OUT	FUNCTION
CASI	Column Address Strobe #l	out	To activate column address strobe for display memory only (2nd 16K) durinq memory read/write and display read
CASZ	Colum Address Strobe #2	out	To activate column address strobe for Home Bank RAM (3rd 16K)
CAS3	Colum Address Strobe #3	out	To activate column address strobe for Home Bank RAM (4th 16K)
DRAMME	Dynamic RAM Write Enable	out	When active low, enables a write into the display RAM only
MUX	Mx Control of RAM Address	out	Mux control to 74LS157 (UlO & Ull to multiplex the row and column addresses to all dynamic RAM s
V	Chroma Vector V	out	Color vector level for quadrature (R-Y) input to video modulator
Ÿ	Lumi nance 🏼 🕅	out	Lumi nance (bri qhtness) control level
RD	Read to CPU	In	CPU is reading from a memory or I/O location
WR	Write from CPU	In	CPU is writing to a memory or I/O location
MREQ	Menory Request	In	CPU is requesting access to a memory location to read or write
IORQ	I/O Request	In	CPU is requesting access to an I/O location to read or write

SCLD I/O PIN FUNCTION DEFINITIONS (continued)

SYMBOL	NAME	DIRECTION OF SCLD IN/OUT	FUNCTI ON
RFSH	Refresh	In	CPU is generating a refresh address to refresh dynamic RAM s
Tape In	Tape Input	In	Magnetic tape signal input
BE	Bank Enable	In	When active low, indicates that internal memory is disabled (Home, Extension and Dock Banks) and an external memory is in use
EXROM	Extension ROM Select	out	Active low chip select signal for Extension ROM
VCC	+5 Volt Power	In	Power (+5V) input to SCLD
INT	Interrupt to CPU	out	Interrupts CPU to handle keyboard strobing and timer for PAUSE com mand. Open drain N channel with internal pull-up
ROSCS	ROS Chip Select	out	ROM Oriented Software (Cartridge Bank) Chip Select
SPKR/TAPE OUT	Speaker and Tape Output	out	Digital output to magnetic tape and to sound amplifier for speaker output
oc	Clock "C"	out	Clock for sound chip 81.764 MHz.
BDI R	Bus Direction to Sound Chip	out	A bus direction control signal to the PSG. When high the sound chip either receives a write to PSG or latches addresses from the data bus
BCl	Bus Control to Sound Chip	out	A bus control signal to the PSG. When high the sound chip either is read to data bus or latches addresses from the data bus

SCLD I/O PIN FUNCTION DEFINITIONS (continued)

SYMBOL	NAME	DI RECTION OF SCLD IN/OUT	FUNCTION
OSC out	oscı'llator Out	out	Xtal Oscillator amplifier output to drive crystal
OSC In	Oscillator In	In	Xtal Oscillator anplifier input to sense crystal signal
U	Chroma Vector U	out	Color vector level for quadrature (B-Y) input to video modulator
GND	Ground	In	Ground return of SCLD
σ	Buffered Clock	out	Buffered CPU clock to outside (Jl · connector)
R	Red Color Output	Out	Produce color signals to RGB monitor (TTL level)
G	Green Color output	out	Produce color signals to RGB monitor (TTL level)
B	Blue Color output	out	Produce color signals to RGB monitor (TTL level)



2.1.8.2 Z-80 Clock Generation

The oscillator circuit utilizes an AT-cut quartz crystal at 14.112 MHz. This oscillator feeds a divide by 4 chain to generate the 3.528 MHz clock for the CPU (0 CPU). This clock runs continuously except when the CPU addresses the 16K bytes of RAM containing the video display file at the same time the video display processor logic requires access to that same RAM For this contention case the CPU clock is stopped in the high state until the video display processor access has been completed, then the CPU clock continues in its normal manner.

2.1.8.3 Display File H/W Control and Timing

The 14.112 MHz oscillator is also used to drive the counter chain deriving video timing. By dividing the 14.112 MHz. signal by 896 a 15.75 KHz horizontal sweep frequency is generated. The 15.75 KHz signal feeds a 9-stage counter which counts from 0 to 106H (262 decimal) developing the 60.1145 Hz vertical sync. See Figure 2.1.8-2.


During each horizontal scan the video display processor accesses, in the standard video mode, 32 bytes of pixel data plus 32 bytes of attributes by 32 memory accesses reading 2 bytes per access in RAM page mode, i.e. the low order address bits are provided to the RAM once via RAS activation, then the data byte is read during the first activation of CAS and the attribute byte is read during the second activation of CAS. The page mode operation is completed by deactivating RAS. (See Fig. 2.1.8-2.)

The accessed pixel data is serially shifted out to the video generation circuitry at a rate of 1 bit each 142 nanoseconds (7.056 MHz) resulting in the need to fetch a new data/attribute pair each 1.134 microseconds during the horizontal The shifted out pixel scan time. information is used to control the selection of the 3 paper color (pixel=0) or 3 ink color (pixel=1) bits to be qated out as the R, G, and B signals. When FLASH is enabled by the attribute byte, the INK and PAPER field information is swapped at the 1.879 Hz. flash rate. The R, G, and B signals control the D-to-A converter which generates the proper U, V, and Y outputs for use by the 1889 to create composite video.

The address information provided to the RAMs duri nq RAS and CAS times is as shown in Figure 2.1.8-2. This address generation logic explains the non-sequential nature of the video display as described in Section 2.1.10.

FIGURE 2.1.8-2

VIDEO DISPLAY PROCESSOR RAM ADDRESS GENERATION (Normal Video Mode)



2.1.8.4 Interruption Generation (17 ms)

During the vertical blanking interval (once each 15.635 ns) the SCLD, if enabled by the INTEN bit (Bit 6) of I/O Port FFH, activates the INT signal which directly connects to the INT input to the 280. A CPU maskable interruption can then occur, as described in Section 2.1.3.7, if enabled.

2.1.9 Keyboard

The keyboard for the TS 2068 has forty-two (42) hard keys (typewriter style) with tactile feel utilizing an over-dead-center type of rubber spring pad and a carbon pill that hits the P.C. board, just under the keyboard, to short-out a pair of closely placed precious metal contacts. The read-out matrix is an eight by five cross point switching as shown in Figure 2.1.9-1.

Each switch closure connects one of the eight high order address lines (by going low through a diode) to one of the five input lines to the SCLD (KBO through KB4).

Scanning is by software algorithm as described in Section 4.1.1. During the IN instruction, address bits AO-A7=FEH select the Keyboard I/O port while bits A8-A15 select the particular 5 keys to be sampled during the particular IN instruction execution. For example, an IN instruction directed at the keyboard I/O port with address bit A8 low and A9-A15 high will supply O's on KBO, KB1, KB2, KB3, and/or KB4 if the CAP SHIFT, Z, X, C, and/or V keys are respectively denressed.

Note that when reading the I/0 port FEH, data bits D5-D7 are not part of the keyboard information.

Section 2.4.7 details the connection of the keyboard to the main P.C. board'.

2.1.10 16K Video Display RAM

The 16K-byte video display RAM, composed of two 4416's, is isolated from the Z80A CPU by the SCLD control logic and buffers to allow the video display processor to access pixel and attribute data from the display files independent of the CPU (see Section 2.1.8.3).

The Video Display RAM is located in Chunks 2 and 3 of the Home Bank, beginning at 400DH and 600DH respectively. Figure 2.1.10-1 illustrates the organization of the Primary Display File located second di spl ay file utilizes at **4000H** The the same Based on the video mode set via Port FFH, the organization. video hardware accesses the RAM for pixel data and attribute control information.




FIG. 2.1.10-1 DISPLAY FILE ORGANIZATION (NORMAL MODE)

			I	32 BY	TES	32	BYTES			3	2 BY	TES	
				LINE	-		NE 1	1 •	:	L	Ι	N E	!
B	Scan	0	4000					• • • • • • • • • • • •		40E1		• • •	F
		1	14400 0	4101.	411F	4120	413F		41E0	41E1		41F	F
0		2	4200	4201.	421 F	4220	423 F		42E0	42E1		42F	F
C		3	4300	4301.	431 F	4320	433 F		43E0	43El		43F	F
K		4	4400							44E1			
		5	4500							45E1		45F	
0		6	4600	4601.	46	1F 4620	463F		46E0	46E1		46F	F
		7	4700	4701.		IF 4720	473F		47E0	47E1		47F	F
			CHAR	CHAR,	CHAR,			-		CHAR		СН	
			POS.	POS.	POS.				POS.	POS.		POS	s.
			0/0	0/1	0/31				7/0	7/1		7/:	31

				32 BYTES		32]	BYTES			32	RYTFC
			•	LINE 8		LI	NE 9	1 •		E	INE 15
B	Scan	0	4800	4801			483F		48E0	48E1	
		1	4900	4901	.491F	4920	493F		49E0	49E1	
0		2	4A00	4401	.4A1F	4A20			4AE0	4AE1	
C		3	4B00	4B01	.4B1F	4B20				4 BE 1	
K		4	4C00	4001						4CE1	4CFF
		5	4D00	4D01	.4D1F	4D20	4D3F		4DE0		4DFF
1		6	4E00	4E01	.4E1F	4E20	4E3F		4EE0		4EFF
		7	4F00	4F01					4FE0		4FFF
			CHAR.	CHAR.	CHAR.	• • • • • • • • • • • • • • • • • • •			CHAR.	CHAR.	CHAR.
			POS.	POS.	POS.				POS.	POS.	POS.
			8/0	8/1	8/31				15/0	15/1	15/31

				32 BYTE	S	32	BYTES					32	BYTES	
			•	LINE 1	6	:	INE 17		l •			LI	NE 23	<u> </u>
B	Scan	0	5000	5991,	•• 501F	5020		3F		 	E0	50E1	• • • • • •	50FF
		1	5100	5101	511F	5120	5	13F		 	51E0	51El		51FF
0		2	5200	5201		5220	•523F •			 	52E0	52E1.		• 52FF
C		3	5300	5301	531F	5320	.533F .			 	53E0	53E1.		.53FF
K	l	4	5400	5401	541F	5420	.543F .			 	54E0	54E1.		. 54FF
	1	5	5500	5501 · ·	551F	5520	.553F .		• •	 	55E0	55E1		55FF
2		6	5600	5601 · ·		5620	.563F .		• • •	 	56E0	56E1.		• 56FF
		7	5700	5701		1F 5720.	5	573F		 	57E0	57E1		57FF
-			CHAR.	CHAR,	CHAR,						CHAR	CHAR.		CHAR.
			POS.	POS.	POS.						POS.	POS.		POS.
			16/0	16/1	16/3	1					23/0	23/1		23/31

ATTRIBUTE FILE:

BLOCK	LINE O			LINE 7
0	5800581F	5820583F	584058DF	58E058FF
BLOCK	LINE 8	LINE 9	LINES 10-14	LINE 15
]]	5900591F	5920593F	594059DF	59E059FF
BLOCK	LINE 16	LINE T7	LINES 18-22	LINE 23
2	5A005A1F	5A205A3F	5A405ADF	5AE05AFF

2.1.11 Video Generation

2.1.11.1 Composite Video

The U, V, and \overline{Y} signals from the SCLD are supplied to the LM1889 and associated circuitry to produce composite video and modulated RF. This circuitry produces color vectors at approximately the following angles:


PHASE	TS 2068	NTSC STANDARD	
	(Degrees)	(Degrees)	
Bl ue	350	350	
Magenta	64	62	
Red	116	112	
Green	242	240	
Cyan	284	284	
Yellow	170	170	
Reference	224	180	

The Front Porch, Sync Pulse, Back Porch, and Color Burst portions of the composite video signal are illustrated in Figure 2.1.11-1. In proper adjustment the following should be observed:


Sync Pulse	=	40 +/- 2	IRE units	
Color Burst	=	35 to 45	IRE units	
Color Burst Freq.	=	3. 579545	MHz. +/- 70	Hz

The following three facts may aid in understanding problems with certain monitors.

- 1. The color burst is not synchronous with the waveform since it is generated from the 3.579545 MHz crystal and the waveform is derived from the 14.112 MHz crystal. The result is observed ripples at color boundaries, e.g. green to magenta.
- 2. The color burst duration is 8 cycles while standard TV broadcast stations provide 9 cycles. This "short" burst is a problem for some monitors.
- 3. The color burst starts 6.4 microseconds from the leading edge of sync. Many monitors are designed to expect this start as early as 5.3 microseconds, thus these monitors may not produce color when attached to the TS 2068.



COMPOSITE VIDEO SIGNALS



2.1.11.2 RF Modulator

The composite video information is used to AM modulate the selected channel frequency via the LM 889 associated Channel 2/3 and tank The modulated output is filtered circuitry. through the output filter network to reduce comply harmoni c generation to with FCC The RF circuitry is physically requi rements. contained inside the RF-can at the rear left corner of the PCB (at the RF output jack). 75 ohms is the output impedance.

2.1.12 Cassette I/0

See Sections 2.1.13.2, 2.4.3 and 4.2.

2.1.13 Port Map

Table 2.1.13-1 summarizes the I/O addressing of ports utilized by the TS 2068. Details of the data bits of each of these ports is provided by the following sections.

2.1.13.1 Display Enhancement Control (Port FFH)

The display enhancement control register within the SCLD controls:

- a) Selection of Enhanced Video Modes
- b) Ink selection for 64-Column Mode
- c) Enable/Inhibit the 17 ms interruption to the Z80
- d) Selection of Extension ROM or Cartridge (see Section 2.1.8.1)

D7	D6	D5	D4	D3	D2	D1	DO
	In		olum M er Sele			deo Mo electi	
	000 - Black/Whi 001 - Blue/Yell 010 - Red/Cyan 011 - Magenta/G 100 - Green/Mag 101 - Cyan/Red 110 - Yellow/Bl 111 - White/Bla			el l ow in Agenta d Blue	0	01 · S 10 · H 10 · 6 Other	formal (Primary Display File) econd Display Fil Eigh Res. Graphics 4-Column Mode combinations may e unpredictable s.
		(0 to) tridge	17 ms Enable) e Selec		rupti	on	

TABLE 2.1.13-1


I/O PORT MAP

	A	PORT DDRESS	5		
FUNCTI ON)(BINARY)	OPERATION	REFERENCE
Display Enhancement Control	FF	255	11111111	R/W	2. 1. 10, 2. 1. 13. 1, 3. 2. 2. 3, 5. 2
Keyboard/Tape I/O	FE	254	11111110	R/W	2. 1. 9, 2. 1. 13. 2, 2. 4. 3, 4. 1. 1, 4. 2
Reserved	FD	253	11111101		
Reserved	FC	252	11111100		
TS 2040, Printer	FB	251	11111011	R/W	2. 1. 13. 3, 4. 1. 3
Sound Chip & Joystick Data	F6	246	11110110	R/W	2. 1. 6 , 2. 1. 7, 2. 1. 13. 4 2. 4. 4, 4. 3, 4. 5
Sound Chip Address	F5	245	11110101	W	Same
Horizontal Select Register	F4	244	11110100	R/W	2. 1. 8. 1


2.1.13.2 Keyboard/Tape I/O (Port FEH)

Port FEH is used to input Keyboard and Tape data and to output Border color, Tape data, and Sound (BEEP) tones.

READ (IN)




WRITE (OUT)




2.1.13.3 TS 2040 Printer (Port 1XXXX0XX)

The TS 2040 Printer peripheral is written to and status read from via OUT and IN instructions with Bit 7 = 1 and Bit 2 = 0 (other bits are not decoded by the printer).

READ (IN)







2.1.13.4 Sound Chip & Joystick (Ports F5H and F6H)

Ports F5H and F6H are used to control and access the Sound Generator and the Joysticks. Details of the registers available via these ports is contained f n Sections 2.1.6 and 2.1.7.

2.1.13.5 Horizontal Select Register (Port F4H)

The HSR addressed via Port F4H is used in the control of the Bank Switching logic as detailed fn Section 2.1.8. Each bit, when set, enables the corresponding 8K memory "chunk" in either the Dock Bank (Port FF, Bit 7=0) or the Extension ROM Bank (Port FF, Bit 7=1). The HSR must be set to all zeroes in order to enable the entf re Home Bank.

2.2 Schematic Diagram

Appendfx D contains a detailed schematic diagram of the TS 2068.

2.3 Unit Absolute Ratings

FUNCTION DESCRIPTION		MIN	MAX	
TS VAC Ta	Storage Temperature AC Line Voltage Operating Anbient Temp		+65C 130v 40c	
Vfn	Voltage on any Logic Pin	- 0. 3v	+5. 3v	
Vfn (EAR)	EAR input Peak AC	- 2. Ov	+5. Ov	
Vdc (IN)	Input DC Voltage	14. 75V	26V	

2.4 Interfaces and Connectors

CONNECTOR

The TS2068 has a number of specialized interfaces that are accessible via the following connectors:

LOCATION

System Bus	2X32 Card Edge	Right Rear
Cartridge	2X18 Card Edge	Under TCC door
MC	l/8" Mini Phone	Rear
EAR	l/8" Mini Phone	Rear
Player 1 Joysti		Left Side
Player 2 Joysti	ck 9-pin "D"	Right Side
Monitor	RCA Phono	Rear
TV	RCA Phono	Rear
Keyboard	14-pin SIP	Inside-Left Rear
AČ Adapter	•	Rear
-		

TYPE

2.4.1 System Bus Connector - Pl

The TS2068 provides a 2 X 32 pin connector, which is designated as Pl, at the right rear corner of the console. The mechanical, functional, and electrical requirements of the system buss connector are detailed in the following tables and figures:

FIGURE/TABLE	TITLE
Figure 2.4.1-1 P	Mating Connector Mechanical Requirements
Figure 2.4.1-2 P	Signal Layout
Table 2.4.1 - 1 P	Signal Definition
Table 2.4.1 2 P	Signal Electrical Characteristics

FIGURE 2.4.1-1

PI MATING CONNECTOR MECHANICAL REQUIREMENTS

64 PIN CONNECTOR





FIGURE 2.4.1-2

P1 CONNECTOR SIGNAL LAYOUT

COMPONENT SIDE



NON-COMPONENT SIDE

(VIEW FROM FRONT OF COMPUTER)

TABLE 2.4.1 1

Pl SIGNAL DEFINITION

PIN #	SIGNAL NAME	DESCRIPTION
1A	GND	Cignal Ground
1A 1B	GND	Signal Ground Signal Ground
2A	EAR	EAR Input
2B	SPKR/TAPE OUT	Speaker/Tape Output
2B 3A	A7RB	Refresh Address Bit 7 Buffered
3B	+15v	+15 Volts DC
3B 4A	D7	Data Bus Bit 7
4B	+5v	+5 Volts
1B 5A	DZIN	
5B	Not Used	Daisy In (Not Connected)
5B 6A	Slot	—
6B	Slot	—
7A	DO	 Data Bus Bit 0
7B	GND	Power Ground
8A	Dl	Data Bus Bit 1
8B	GND	Power Ground
9A	D2	Data Bus Bit 2
9B	$\frac{\overline{0}}{\overline{0}}$	CPU Clock (Inverted)
10A	D6	Data Bus Bit 6
10A 10B	20 A0	Address Bus Bit 0
10B 11A	D5	Data Bus Bit 5
11A 11B	Al	Address Bus Bit 1
11B 12A	D3	Data Bus Bit 3
12A 12B	D3 A2	Address Bus Bit 2
12B 13A	D4	Data Bus Bit 4
13B	A3	Mdress Bus Bit 3
13D 14A	INT	Interrupt Bequest (Active Low)
14A 14B	Al5B	Address Bus Bit 15, Buffered
14B 15A	NMI	Non-Maskable Int.(Active Low)
15R	A14B	Address Bus Bit 14, Buffered
16A	HALT	CPU HALT Indicator (Active Low)
16B	A13B	Address Bus Bit 13, Buffered
10D 17A	MREOB	Memory Request (Active Low), Bfrd.
17B	A12	Address Bus Bit 12
18A	IOROB	I/O Request (Active Low), Bfrd.
18B	A11	Mdress Bus Bit 11
19A	RDB	Read (Active Low), Buffered
19B	A10	Mdrees Bus Bit 10
20A	WRB	Write (Active Low), Buffered
20B	A9	Mdress Bus Bit 9
21A	BUSAK	Bus Acknowledge (Active Low)
21B	A8	Mdress Bus Bit 8
22A	WAIT	CPU WAIT (Active Low)
22B	A7	Mdresa Bus Bit 7
23A	BUSRQ	Bus Request (Active Low)
23B	<u>A6</u>	Address Bus Bit 6
24A	RESET	CPU Reset (Active Low)
24B	<u>A5</u>	Address Bus Bit 5
25A	MI	CPU Ml State (Active Low)
25B	<u>A4</u>	Address Bus Bit 4
26A	RFSHB	Refresh (Active Low), Buffered
26B	DZOUT	Daisy Out (Not Connected)
27A	EXROM	Extension ROM Enable (Active Low)
27B	<u>R</u>	Color Signal - Red
28A	ROSCS	ROS Chip Select (Active Low)
		(Dock Bank Enable)
28B	G	Color Signal - Green
29A	BE	Bank Enable (Active Low)
29B	В	Color Signal - Blue
30A	IOA5	
3 0 B	BUSISO	
31A	SOUND	Analog Sound Signal Output(0-5V)
31B	VIDEO	Composite Video Signal Output
32A	GND	Signal Ground
32B	GND	Signal Ground

NOTE: All A Pins are on component side of board All B Pins are on non-component (soldering) side of board

TABLE - 2. 4. 1- 2

.

PI SIGNAL ELECTRICAL CHARACTERISTICS

- C	APACITIVE	OUTPUTS F	ROM TS2068 -				INPUTS TO TS2O6	8 INPUT
	LOADING	V(OL)	I (LOAD) MAX	V(OH) MIN	V(IL) MAX	V(IH) MIN	I IN (MAX)	CAPACITIV LOADING
NEMONIC	MAX (PF)	MAX Volts	(MA)	VOLTS	VOLTS	VOLTS	uA	MAX (PF)
A158	30	0.5	1.8	2.4	0.8	2.0	1800	40
A14B	30	0.5	1.8	2.4	0.8	2.0	1800	40
A13B		0.5	1.8	2.4	0.8	2.0	1800	40
A12	30	0.4	1.8	2.4	0.8	2.0	1800	74
Al 1	30	0.4	1.8	24	0.8	2.0	1800	74
A10	30	0.4	1.8	24	0.8	2.0	1800	74
A9	30	0.4	1.8	2.4	0.8	2.0	1800	76
A8	30	0.4	1.8	2.4	0.8	2.0	1800	76
A?	30	0.4	1.8	2.4	0.8	2.0	1800	72
A6	30	0.4	1.8	2.4	0.8	2.0	1800	72
A5	30	0.4	1.8	2.4	0.8	2.0	1800	72
A4	30	0.5	1.8	2.4	0.8	2.0	1800	12
A3		0.4	1.8	2.4	0.8	2.0	1800	72
A2	30	0.4	1.8	2.4	0.8	2.0	1800	72
Al	30	0.4	1.8	2.4	0.8	2.0	1800	72
AO	30	0.4	1.8	2.4	0.8	2.0	1800	98
A7RB	30	0.5	0.35	2.7	0.8	2.0		120
	30	0.5	12	2.4	0.8	2.0	20	10
WRB	30	0.5	12	2.4	0.8	2.0	20	10
RFSHB	30	0.5	12	2.4	0.8	2.0	20	10
EXROM	30	0.5	12	2.4				
ROSCS		0.5	12	2.4				
MREQB	30	0.5	12	2.4	0.8	2.0	20	10
RDB	30	0.5	12	2.4	0.8	2.0	20	10
MI	30	0.4	1.8	2.4	0.8	2.0	20	10
BE		0.4	1.0	N. 1	0.8	2.0	10	12
BUSAK	30	0.4	1.8	2.4	U. 8 	2.0		
WIT			1.0	w. 1 	0.8	2.0		10
HALT	30	0.4	1.8	2.4	0.8	2.0		10
NMI		0.4	1.0	4.4	0.8	2.0		10
INT			 	N COLLECTOR W		2. U		
R	50	0.4	1.8	2.4				
G	50 50	0.4	1.0	2.4				
B	50	0.4	1.8	2.4				
J VIDEO		0.40	75 ohm COAX					
DO	30	0.4	1.8	2.4	0.8	2.0	20	120
D0 D1	30	¥17	1.8	2.4	0.0	2.0	~~	120
D2	30	0.4	1.8	2.4	0.8 0.8	2.0 2.0	20 20	120 120
D2 D3	30	v.,	1.8	2.4	0.8	2.0	NO NO	120
D3 D4	30	0,4		L .,	0.0	2.0	20	120
D4 D5	30	0,40,4	1.8 1.8	2.4 2.4	0.8 0.8	2.0	20 20	120 120
D5 D6	30	0.4				2.0	LV #0	
D0 D7	30	0. <u>2</u>	1.8 1.8	2.4 2.4	0.8 0.8	2.0 2.0	20 20	120 120
SPKR/TAPE OUT	500	0.5	0. 04	0. 3- 0. 5			** **	180 180
EAR	15		1.6	2.4	+/- 1.3			
SOUND	100	0	- 4 8	2.5	- 0. 3	+5.0	me	
y!!&					0.8 F WITH 220K	2.0		10
				1 N	r win zzuk			

2.4.1.1 Attachment of an RGB Monitor


The TS 2068 provides via the Pl rear-edge connector the ability to attach an RGB monitor for excellent picture clarity and resolution. The TTL-level logic signals appear directly on the rear-edge connector of the TS 2068 -- the necessary synch signals can be derived from the simple synch stripper/separator circuit described here.

The Schematic of Figure 2.4.1-3 shows the required connections and electronics. Attachment is via the 64-pin keyed Pl connector. Shielding should not normally be required, but ferrite beads are recommended on each wire to minimize EM, TVI, etc.

<u>Circuit Operation</u> - Rl and the base-emitter junction of (1) operate as a DC restoration circuit with current flowing only when the composite video input signal from connector pin B31 is at the synch level. With the charge maintained on Cl, (1) conducts only during the synch pulse interval (not during the color burst time). During this conduction interval, the composite synch signal appears in inverted form on the collector of Ql. The Q2 stage simply re-inverts the signal, providing at its collector a composite synch signal for the connected monitor.

To provide a separated Vertical synch pulse, R5 and C3 filter the output of Ql to partially eliminate the Horizontal synch pulses which are shorter than the Vertical synch pulses. The partially filtered inverted signal is re-inverted by Q3, then R6 and C4 complete the elimination of the Horizontal synch pulses so that a separate Vertical synch pulse is supplied for the attached monitor.

Signals R, G, and B from connector pins 827, 828, and B29 can be supplied directly to the attached monitor.



2.4.2 Cartridge Connector - J4

The TS2068 provides a 2 X 18 pin connector (designated J4 on the schematic) under the door at the front right of the console. The table and figures listed below detail the mechanical, functional, and electrical requirements and limits of the J4 Cartridge Connector.

FIGURE/TABLE	TITLE
Figure 2.4.2-1	J4 Mating PCB Mechanical Requirements
Figure 2.4.2-2	J4 Signal Layout
Table 2.4.2-1	J4 Signal Definition
Table 2.4.2-2	J4 Signal Electrical Characteristics





FIGURE 2.4.2-1

J4 MATING PCB MECHANICAL REQUIREMENTS



(3) Contact Fingers 2 and 36 should be longer than other fingers to latch-up when inserted with power on.

FIGURE 2.4.2-2

J4 SIGNAL LAYOUT

(View from Front)




TABLE 2.4.2-1

J4 CONNECTOR SIGNAL DEFINITIONS

PIN #	SIGNAL NAME	DESCRIPTION
1	A14B	Address Bus Bit 14, Buffered
2	+5 v	+5 volts DC
3	Al 2	Address Bus Bit 12
4	A13B	Address Bus Bit 13, Buffered
5 6	DO	Data Bus Bit O
6	D7	Data Bus Bit 7
7	Dl	Data Bus Bit 1
8	AO	Address Bus Bit O
9	02	Data Bus Bit 2
10	Al	Address Bus Bit 1
11	D6	Data Bus Bit 6
12	A2	Address Bus Bit 2
13	D5	Data Bus Bit 5
14	A3	Address Bus Bit 3
15	D3	Data Bus Bit 3
16	A15B	Address Bus Bit 15, Buffered
17	D4	Data Bus Bit 4
18	MREQB	Memory Request (Active Low), Bfrd.
19	IORQB	I/O Request (Active Low), Buffered
20	A7RB	Refresh Address Bit 7, Buffered
21	RDB	Read (Active Low), Buffered
22	MT	CPU M State (Active Low)
23	WRB	Write (Active Low), Buffered
24	A8	Address Bus Bit 8
25	A7	Address Bus Bit 7
26	A9	Address Bus Bit 9
27	A6	Address Bus Bit 6
28	A10	Address Bus Bit 10
29	A5	Address Bus Bit 5
30	All	Address Bus Bit 11
31	A4	Address Bus Bit 4
32	RFSHB	Refresh (Active Low), Buffered
33	BE	Bank Enable (Active Low)
34	EXROM	Extension ROM Enable (Active Low)
35	ROSCS	ROS Chip Select (Active Low)
		(Dock Bank Enable)
36	GND	Ground

TABLE 2.4.2-2

J4 SIGNAL ELECTRICAL CHARACTERISTICS

	CAPACITIVE		INPUTS TO TS2068 INPUT						
	LOADI NG MAX	V(OL) MAX	I(LOAD) MAX	V(OH) MEN	I(LOAD MIN) *V(IL) MAX	V(IH) MIN	I IN (MAX)	CAPACITIVE LOADING
MEMONI C	(PF)	VOLTS	(MA)	VOLTS	(uA)	VOLTS	VOLTS	uA	MAX (PF)
A15B	30	0.5	1.8	2.4	10				
A14B	30	0.5	1.8	2.4	10				
A13B	30	0.5	1.8	2.4	10				
Al 2	30	0.4	1.8	2.4	10				
11		0.4	1.8	2.4	10				
10	30	0.4	1.8	2.4	10				
19	30	0.4	1.8	2.4	10				
A8	30	0.4	1.8	2.4	10				
47	30	0.4	1.8	2.4	10				
A6	30	0.4	1.8	2.4	10				
A5	30	0.4	1.8	2.4	10				
A4	30	0.4	1.8	2.4	10				
43	30	0.4	1.8	2.4	10				
A2	30	0.4	1.8	2.4	10				
A1	30	0.4	1.8	2.4	10				
AO	30	0.4	1.8	2.4	I?				
A7RB	30	0.5	0.35	2.7					
ROSCS	30	0.4	1.8	2.4	10				
MREQB		0.5	1.8	2.4	10				
RDB	30	0.5	1.8	2.4	10				
<u>I OR</u> QB	30	0.5	12	2.4	10				
WRB	30	0.5	12	2.4	10				
RFSHB		0.5	12	2.4	10				
EXROM	30	0.5	12	2.4	10				
111	30	0.5	12	2.4	10				400
DO	30	0.4	1.8				2.0	15	120
D1	30	0.4	1.8	2.4		0.8	2.0	15	120
D2	30	0.4	1.8	2.4		0.8	2.0	15	120 120
D3	30	0.4	1.8	2.4		0.8	2.0	15	120
D4	30	0.4	1.8	2.4		0.8	2.0	15	120
D5	30	0.4	1.8	2.4		0.8	2.0	15	120
D6	30	0.4	1.8	2.4		0.8	2.0	15	120
D7	30	0.4	1.8	2.4		0.8	2.0	15	120
Vcc (+5V)		5.25	300	4.75					
GND									

2.4.3 Cassette I/0

The EAR and MIC connectors provided on the rear of the TS2068 are 1/8" mini-phone jacks requiring 1/8" mini-phone plugs as mating connectors.

The MIC output is filtered by a low-pass filter with a breakpoint of 2.5KHz and provides a signal output of 0.15 to 0.67 V p-p.

The EAR input is filtered by a low-pass filter with a breakpoint of 23 KHz. Input voltages should be between 4.0 and 10.0 V p-p.


2.4.4 Joystick

The joystick input connectors, one on each side of the TS2068 case, are standard D-pin "D" type connectors for use with 5-switch type joysticks.

Connector layout and the function of each pin is given in Figure 2.4.4-1 and Table 2.4.4-1, respectively.

FIGURE 2.4.4-1

JOYSTICK CONNECTOR






TABLE 2.4.4-1


P/N	SIGNAL NAME	I/O PORT BIT	FUNCTION
1	DIRT	0	STICK UP
2	DIR2	1	STICK DOWN
3	DIR3	2	STICK LEFT
4	DIR4	3	STICK RIGHT
5			not used
6	BUTTON	7	PUSH BUTTON
&	5v		5 VOLT POWER
8	READ STROBE		ADDRESS BIT 8 OR 9*
9	GND		POWER GROUND

JOYSTICK CONNECTOR SIGNAL ASSIGNMENT

*When Address Bit 8 is high, the READ strobe to the left joystick is driven low. When address Bit 9 is high, the READ strobe to the right joystick is driven low.

2.4.5 AC Adapter Power Plug

The AC Adapter provided with the TS 2068 provides unregulated DC to the unit as described in Section 2.1.1 Mechanical details of the plug which mates to the TS 2068 are shown below:



2.4.6 Composite Monitor Output

The MONITOR output on the rear of the TS2068 provides a 1 V p-p (+/- 20%) composite color video signal output to an RCA phono jack which is mated by a standard phono plug into a 75 ohm coax cable. See Section 2.1.11.1.

2.4.7 **RF** Output

The TV output on the rear of the TS2068 provides a modulated color video signal on VHF Channel 2 or Channel 3 as selected by the channel select switch on the bottom of the unit. Connection to the RCA phono jack output should be via a standard phono plug and 75 ohm coax cable. See Section 2.1.11.2.

Channel frequencies provided are

Channel255, 250 +/-100 KHzChannel361, 250 +/-100 KHz

Output levels are less than 3 milliwatts as limited by the Federal Communications Commission.

2.4.8 Keyboard Interface - J9 Connector

Located on the PCB inside the TS 2068 is a 14-pin single-in-line flex cable connector (AMP TRIO-MATE P/N 1-520315-4 or equivalent). Signals are as listed below:

PIN	SIGNAL
0	GND
1	KBO
2	KBl
3	KB 2
4	KB 3
5	KB4
6	CR6/A11
7	CR7/A10
8	CR8/A9
9	CR9/A12
10	CR10/A13B
11	CRI 1 / A8
12	CRI 2/A14B
13	CR13/A15B

Any modification to or replacement of the keyboard supplied must consider the following:

- (1) Contact resistance less than 200 ohms.
- (2) Bounce less than 10 ms.
- (3) Capacitance per line less than 20 pF (0 or 1 key depressed); less than 40 pF (more than 1 key depressed).

3.0 SYSTEM SOFTWARE GUIDE

3.1 Identifier

Location 13 (13H) of the Home Bank ROM is used to identify the revision level of the System Software. The initial version is identified by this location having a value of 255 (FFH). Any subsequent versions will decrement this value by 1, e.g., the first revision would be identified by a value of 254 (FEH). This identifier should be used to conditionally apply patches or execute "work-arounds" identified as necessary with a particular version of the System Software.

- 3.2 ROM Organization and Services
 - 3.2.1 Home ROM
 - 3.2.1.1 Fixed Entry Points

Home ROM Location 0 is the entry to the system initialization code upon power-up (Ref. Figure 1.1-4). Locations 8 through 48 (8H through 30H) are the Z80 RESTART entry points for the following functions:

- RESTART FUNCTION
 - 8 ERROR Error exit from BASIC (Address on Stack points to Error Number)
 - 15 WRCH Write Character (Code in A) to Current Output Channel as established by SELECT (Address of output routine pointed to by System Variable CURCHL). (See Section 4.0).
 - 24 IGN SP Return in A the current significant character in the Program Line (Address in System Variable CH ADD) skipping over spaces and - control characters except End-of-Line (ODH=ENTER)

NXT_IS - Like IGN SP but returns in A the Next Significant Character.

40 CALCTR - Entry to Calculator Routines

COPYUP - Make room for BC Bytes **48** workspace of temporary just before address in System Variable STKBOT by copying up memory between there and the address in STKEND. adjusting affected **Returns DE=lst Byte of** pointers. Space; HL=Last.

Location 56 (38H) is the entry to service the hardware generated interruption which occurs approximately every 1/60 of a second (16.67 ms). Z80 Int. Mode 1 is used. This interruption is used to scan the keyboard (call to routine UPD K - see Section 4.1.1). It is also used to update the Frame Counter (3 bytes pointed to by the System Variable FRAMES) used by the RANDOMIZE instruction.

Location 102 (66H) is the entry point for the NMI interruption, but this interruption is not used in the TS2068 design. (See Section 2.1.3.8 NMI Interruption.)

3.2.1.2 BASIC AROS Support

32

BASIC Application Cartridges are supported by special code in the Home ROM A program line is copied from the cartridge to a buffer in the Home RAM (ARSBUF) and is then executed from there by the BASIC Interpreter. When a **READ** command is executed, the line containing the appropriate DATA statement is also copied from the cartridge to the RAM The cartridge memory is enabled only fur search and copy operations for both program lines and DATA statements, and when executing a USR function, otherwise the entire Home Bank is enabled while executing in the BASIC Interpreter. There is no support for User-Defined Functions whi ch insert the expanded definition parameters directly into the program and then require search of the program area to find these parameters whenever a function is invoked.

See Section 5.1, Cartridge Software/Hardware, for additional details on BASIC AROS.

3.2.1.3 General

The balance of the Home ROM contains the BASIC Interpreter and standard I/O routines with the exception of the cassette I/O which is in the Extension ROM The bit map table for the standard character set is located at the end of the Home ROM from location 15616 to '16383 (3DOOH to 3FFFH). The address of this table minus 256 (100H) is contained in the System Variable CHARS (=3C00H).

The Home ROM routines accessible via the Function Dispatcher are described in Table 3.3.4-2. See Appendix A for the ROM Maps giving the ROM addresses of these routines.

3.2.2 Extension ROM

3.2.2.1 Fixed Entry Points

Extension ROM Location 0 contains code to pass control to the initialization code in the Home ROM (Figure 1.1-4).

ROM Location 56 Extension (38H) is the interruption fielder. Control is passed to the System RAM code (See Section 3.3.3) to bank switch to the Hone Bank and call the interruption service routines after which the state of the machine is restored and control returns to the interrupted process. Figure 3.2.2-1 shows the Extension ROM Interruption Fielder code.

3.2.2.2 General

The balance of the Extension ROM contains the following major components:

- Final Phase of System Initialization (See Figure 1.1-4)
- Cassette tape I/O (see Section 4.2)
- Change Video Mode Service
- OS RAM routines including the Function Dispatcher (copied to RAM at System Initialization) (see Section 3.3.3)
- Function Dispatcher Jump Table

FIGURE 3.2.2-1

LOCAT ION	OBJECT CODE	SOURCE CODE	COMMENTS
0038 0039 003A 003D	F5 F3 3AC25C A7	PUSH AF DI LD A, (VIDMDD) AND A	Save AF Disable Ints. Test Vidmod
003E 003F 0041 0042 0045 0046	00 2804 Fl C36EFA Fl CHK3 C3AE62	NOP JR Z, CHK3 POP AF JP INT7 B POP AF JP INT3	Vidmod=0 Restore AF Chunk 7 if Vidmod not 0 Restore AF Chunk 3 if Vidmod = 0

Extension ROM Interruption Fielder

3.2.2.3 Video Mode Change Service

The routine CHNG VID takes as input a single byte in Register3 which designates the desired video mode as shown in Table 3.2.2-1. A11 non-zero values involve access to the second display file located at 6000H-7AFFH. When the mode change requires remapping of the RAM (see Figure 1.1-3), the necessary relocation (BASIC program machine stack. OS RAM code. UDG area. etc.) and modifications (system variables, RAM code internal addresses, stack pointer, etc.) The desired video are done by this service. mode is written to Port OFFH, Bits 0-5, and the System Variable VIDMDD (5CC2H) is updated. The second display file is cleared to zeros on initial access (for Dual Screen Mode and High Resolution Graphics Mode, this results in a black screen since 0 yields attributes of black ink on black paper). If there is not enough free memory to do the necessary remapping, Error 4, Out of Memory is given.

Access to this service via the Function Dispatcher cannot be made consistently for various reasons. An Interface Routine is given in Section 3.2.2.4, to be executed from the Home RAM, which provides access to the Video Mode Change Service as well as other Extension ROM routines.

See Sections 4.1.2 and 5.2 for discussion of video screen support software. See Section 6.4 for details on known problems and corrections related to the Video Mode Change Service.

TABLE 3.2.2-1

INPUT TO VIDEO MODE CHANGE SERVICE

VALUE IN A	VI DEO MDDE		DESCRIPTION
0	Normal		Primary Display File Only(Close 2nd Display File if Open)
128 (80H)	Dual Screen		Two Display Files Available. Primary Display File Active at Screen.
1	Dual Screen		Two Display Files Available. Second Display File Active at Screen
2	High Res Graphics	olution	Primary Display File contains data for 256X192 pixels. Second Display File contains 6144 Attribute Bytes, each one controlling 8X1 pixels. NOTE 1.
	<u>64- Co</u> Ink	ol um <u>Paper</u>	The two display files are com- bined to provide a 64 column X 24 line screen. Even columns
6	Bl ack	White	are derived from data in the Primary Display File and odd
14 (OEH)	Bl ue	Yellow	columns from the 2nd Display File. Bits 3-5 of the mode select the ink color which determines the
22 (16H)	Red	Cyan	complementary paper color. The Flash and Bright Attributes are fixed at 0; the Border is
30 (1 EH)	Magenta	Green	fixed at the paper color. NOTE 1.
38 (26H)	Green	Magenta	
46 (2EH)	Cyan	Red	
54 (36H)	Yellow	Blue	
62 (3EH)	White	Black	

NOTE 1: The areas of memory normally used for Attribute Bytes are not accessed by the video hardware in this mode.

3.2.2.4 Extension ROM Interface Routine

The Extension ROM routines W TAPE (Write from RAM to Tape), R-TAPE (Read from Tape to RAM) (see Section 4.2) and CHNG VID (see Section 3.2.2.2) may be of interest to the machine code Because of a conflict with the use programmer. of the IX Register, the tape routines cannot be successfully accessed via the Function Because the Change Video Mode Dispatcher. Service may involve relocating the OS RAM routines (including the Function Dispatcher), it also cannot be and for other reasons, accessed using the consistently **Function** Figure 3.2.2-2 gives a sample Dispatcher. routine, to be executed from the Home RAM which can be used to bank switch to the Extension ROM and call directly to the desired Appendix A contains an Extension ROM service. Map giving the addresses of these and other routines.

FIGURE 3.2.2-2

EXTENSION ROM INTERFACE ROUTINE

	=00FC =0068 =0E8E =5CC2	1 : 2 R_1APE 3 W_TAPE 4 CHNG_VID 5 VIDMDD 6 : 7 : 8 :	•	EQU OOFCH EQU OO68H EQU OE8EH EQU 5CC2H	EXTENSION ROM INTERFACEROUTINEREAD TAPEROUTINEWRITETAPEROUTINECHANGEVIDEOMODEROUESYSTEMVARIABLECALLREADTPWITHREGISTERSSET
0000 0003' 0006'	21 OOFC cc 0020' 18 17	2	LO CALL JR	HL, R_TAPE IFRTN EXIT	; UP FOR R_TAPE ROUTINE ; ADDRESS TO HL ; ENABLE EXT. /EXECUTE QTN ; RESTORE HOME BANK AND RETURN ; CALL WRITETP WITH REGISTERS SET
0008' 000B' 000E'	21 0068 cc 0020' 18 OF	9	LO Call Jr	HL,W_TAPE If RTN EXIT	; UP FOR W_TAPE ROUTINE ; ADDRESS TO HL ;
0010' 1313' 0014'	21 OE8E F5 CD 0020'	6	LD PUSH CALL	HL, CHNG_VID AF IFQTN	; CALL CHGVID WITH DESIRED VIDEO ; MDDE IN A ; ADDRESS TO HL ; SAVE VIDEO MDDE ; COMPENSATE FOR 'BUG' IN
0017' 0018' 00111' 001C' 001F' 0022' 0024 - 0026' 0028' 0028 -	F1 FE 80 20 03 32 5CC2	7 (0 8	POP CP JR LO OUT IN RES OUT EI	AF 80H NZ,EXIT (VIDMOD),A A,(HSSAVE) (OF4H),A A,(OFFH) 7,A (OFFH),A	CHNG_VID RTN. WHICH SETS VIDMDD=0 INSTEAD OF 80 WHEN BOTH DISPLAY FILES ARE OPEN TEST VIDEO MDDE TEST IF 80 SET VIDMDD=80H GET PREV. HOR. SEL. RESTORE READ PORT FF TURN OFF RCM SEL.
0023' 002C <i>°</i>	C9 4 4 00 4 4	7 : 8 HSSAVE I	RET DEFB	0	; SAVE HOR. SEL. (PORT OF4H)
0020' 002E' 002F' 0031' 0033' 0035' 0037' 003A' 003C' 003E' 003E'	F3 5 F5 5 D8 FF CB FF 03 FF D8 F4	3 IFRTN D 4 1 5 1 6 2 7 0 8 1 9 1 0 1 1 0 2 1 3 3 4 1	DI PUSH IN SET OUT IN LD LD OUT POP JP END	AF A, (OFFH) 7, A (OFFH), A A, (OF4H) (HSSAVE), A A, 1 (OF4H), A AF (HL)	MASK INTERRUPTIONS PRESERVE REG. A EXT. ROM SELECT BIT SEL. EXT. ROM HORIZONTAL SELECT FCR DOCK/EXT SAVE SELECT CHUNK 0 IN EXT. ROM RESTORE REG. A EXECUTE TARGET ROUTINE AND RETURN TO CALLER CF IFRTN

3.3 RAM Organization and Services

3.3.1 System Variables

RAM beginning at 23552 (5C00H) is dedicated to the BASIC System Variables as defined in Appendix D of the TS 2068 User Manual and in Appendix B of this document. The area from the end of the defined variables (STRMNM - 23755 (5CCB)) to 24297 (5EE9H) is reserved for expansion of the System Variables, but is not used by the Operating System in the current TS 2068.

3.3.2 System Configuration Table

The area from 24298 (5EEAH) to 24575 (5FFFH) is reserved for the System Configuration Table (SYSCON). This table is built at system initialization time and is comprised of an 8 byte entry for AROS, a 4 byte entry for LROS, followed by eleven 24-byte entries for proposed expansion banks and an End-of-Table marker. In the original TS 2068 the actual usage of this table is limited to the 12 bytes for software cartridge identification (see Section 5.1 for details of the LROS and AROS Overhead Bytes).

3.3.3 Machine Stack

The TS 2068 reserves 512 (200H) bytes of RAM for the Machine Stack. The Machine Stack pointer is initialized to a value of 6200H (value also in System Variable MSTBOT); the pointer is decremented as items are pushed onto the stack (the pointer may also be modified directly by software). While the area reserved for the stack extends to 6000H, there is no actual check made to enforce this limit.

Note that the Machine Stack is located in the same memory area as the second display file. The CHNG VID routine relocates the stack to the memory area from OF7COH to OF8BFH, and modifies the Stack Pointer and MSTBOT (OF8COH), as well as other affected system variables, when initializing the second display file. (See Section 3.2.2.3.)

3.3.4 OS RAM Routines

The code for the following Operating System functions is copied from the Extension ROM to Chunk 3 of the RAM at System initialization time. Since this is in the same memory area as the second display file, this code must be relocated, along with the machine stack, if the second display file is to be used. The CHNG VID routine does the necessary relocation and modifications. (Section 3.2.2.3.) Because this code is not in a fixed location, access to the OS RAM routines is conditional on the current video mode. The standard technique employed is to test the value in the System Variable VIDMDD at location 23746 (5CC2H). A zero indicates that the second display file is not in use and that the OS RAM routines are therefore in Chunk 3; any non-zero value indicates that the routines are in Chunk 7.

YOTE: This design implies that Chunks 2, 3 and 7 are always enabled in the Home Bank RAM whenever the System ROM and/or RAM routines are being used.

The OS RAM routines are contained in Module "Dispatch" which is included in Appendix A.

3.3.4.1 RAM Interruption Handler

Chunk 3 Entry: 62AEH

Chunk 7 Entry: FA6EH

The user must enter with bank status and Z80 registers intact, with address from point of interruption on the stack.

The RAM interruption handler saves state, including memory selection, enables the Home Bank, updates the Frame Counter, calls the keyboard scan routine in the Home ROM, restores state, and returns to the interrupted process.

The RAM Interruption handler is used whenever the interruption occurs while the Extension ROM is enabled, See Figure 3.2.2-1, Extension ROM Interruption Fielder. This same technique can he used for interruption processing in another bank, e.g. if an LROS wanted to use the standard system ROM keyboard scanning routines.

3.3.4.2 RAM Service Routines

Table 3.3.4-1 lists the RAM service routines which are designed to facilitate communication between memory banks. Those with Service Codes are accessible via the Function Dispatcher.

TABLE 3.3.4-1

OS RAM SERVICE ROUTINES

LABEL	SERVICE COOE		TION	DESCRIPTION
	(Decimal)	H	H.	
GET_ WORD	-	6316	FAD6	Returns in HL the word from the address in HL in the bank specified in B.
PUT_ WORD		6336	FAFB	Writes the word in DE to the address in HL in the bank specified in B.
GET STATUS	14	6405	FBC5	Returns current memory selection (Horizontal Select byte · low active) in C for the bank specified in B. Preserves Bank # in B for Home, Ext. or Dock.
GET_ CHUNK		644D	FCOD	Returns a single byte mask in A with all bits O except the one corresponding to the chunk for the address in HL.
GET NUMBER	15	645E	FCIE	Returns in Reg. A the bank number currently controlling the address in HL.
BANK ENAB	BLE -	6499	FC59	Enables the memory selected (Horizontal Select byte - low active) in the specified bank. (Bank # in B; Mem Sel.in C)
GOTO BAN	K -	6572	F032	Transfers control to the specified address after enabling the memory selected in the specified bank. Parameters passed on stack by pushing target address, then Bank #/Mem Select prior to calling GOTO BANK. (Return address is discarded).
CALL BAN	K -	65D0	FD90	Like GOTO BANK except saves current hankstatus, calls target address, and restores status prior to returning to user. Two additional parameters are passed on stack prior to doing call to CALL BANK. These are PRM OUT (16-bits) following by PRM IN (16 bits) as described for the Function Dispatcher.
			~ .	-

OS RAM SERVICE ROUTINES (continued)

LABEL	S	ERVICE	CODE	LOCA	ATION	DESCRIPTION
		(Decim	al)			
XFER	BYTES	-		6722	FEE2	Copies n byte(s) from specified source to specified destination in either ascending or descending order. Source and destination can be in the same or different banks and can be in shadowing chunks, but neither source nor destination can pass a "chunk" (8K) boundary since only the chunks containing the starting source and destination addresses are explicitly enabled. Parameters passed on stack by pushing: Source Bank/Dest. Bank Source Address Dest. Address Length 0/Direction: (0=Asscending -1=Descending)
						Ū

NOTE: See Appendix A for listing of these routines. See Section 6.0 for known corrections to the routines.

3.3.4.3 **Function Dispatcher**

Chunk 3 Entry: 6200H

Chunk 7 Entry: F9COH

Function Dispatcher provides, a common The interface to a number of system routines via a Service Code and Jump Flag parameter passed on Table 3.3.4-2 lists the the machine stack. routines in Service Code order. **Codes** for routines that are known to not be successfully accessible via the Function Dispatcher have been deleted (marked Reserved). However, there is no guarantee that those on the list can be accessed without problems. Some ROM routines require data in a particular format, e.g. BASIC floating point number(s), both standard and special integer format, on the Calculator Stack which is located between (STKBOT) and (STKEND) (see Appendix C of the TS 2068 User Manual). An effort has been made to include information on register usage and functionality. but some of the ROM routines are so tightly tied to the BASIC Interpreter that they would require analysis which is beyond the scope of this These have been flagged with an document. Asterisk. but included in the list for documentation purposes only. Most of the routines which are directly implementing a BASIC command or function have two different action sequences based on the INTPT Flag (Bit 7 of FLAGS) which distinguishes syntax checking (Flag=0) from actual execution (Flag=1).

In order to use the Function Dispatcher. first set up any memory and stack (both machine and/or calculator) locations as if invoking the desi red servi ce directly. Then push the parameter(s) for the Dispatcher on the machine stack in the order outlined below. Finally, set up the registers as if invoking the desired service directly and call the Dispatcher based on its current location (Chunk 3 if VIDMDD=0 or Chunk 7 if VIDMOD has a non-zero value).

1. **PRMOUT** 16 bits - Number of bytes of parameter data being passed on the stack to the specified Service (number of stack "pushes" * 2). Zero if no parameters being passed. E.g., to pass 4 bytes:

LD HL, 4 PUSH HL

This parameter is passed to the Dispatcher only if the Jump Flag (SVC CODE) Bit 15) is not set. NOTE: This parameter refers to machine stack entries only, not to the Calculator Stack.

PRM IN16 bits - Number of bytes of parameter data to
be passed back from the specified Service
(number of stack "pushes" * 2). Zero if no
parameters to be passed back.

This parameter is passed to the Dispatcher only if the Jump Flag (SVC CODE Bit 15) is not set. NOTE: This parameter-refers to machine stack entries only, not to the Calculator Stack.

3.

2.

invoked. Bit 15 (Jump Flag) is set if no return is desired (jump to Service rather than call). Bit 15 is zero if return is desired. E.g, to call K SCAN using Service Code 136:

SVC_CODE 16 bits - Bits 0-14 identify the Service to be

LD	HL, 136	or	LD	HL,88H
PUSH	1 HL		PUSH	HL

Addendum To TS 2068 Function Dispatcher Services: On page 84, COLOR and HIFLSH (service codes 85 and 86) cannot always be accessed through the Function Dispatcher, due to resetting of the carry flag by the FD. COLOR may be accessed by setting the registers as described in the manual, and then coding CALL #23DE. HIFLSH can be accessed similarly by coding CALL #2410.

TABLE 3.3.4-2

TS 2068 FUNCTION DISPATCHER SERVICES

SERVICE	SERVICE CODE	DESCRIPTION
	1 - 13 (1-0DH)	Reserved
GET STATUS	14 (OEH)	Returns Memory Selection (Low Active) in C for Bank # in B
GET NUMBER	15 (OFH)	R eturns Bank # in A for Address in HL
	16-24 (10-18H)	Reserved
UPD K	25 (19H)	Process Keyboard Input (See Section 4.1 .1)
PARP	26 (1AH)	Generates DE+1 Cycles of a Tone having the Period 8N+236 to 8N+246 T-States. HL=N. (See 4.4)
BEEP	27 (1BH)	BEEP Command - processes parameters on Calculator Stack. Exits via PARP. (See 4.4)
K_ DUMP	28 (1CH)	COPY Command. Dumps Primary Display File to Printer. (See 4.1.3)
SENDTV	29 (1DH)	Char.Output to Screen/Printer. Character Code in A. (See 4.1.2)
SETAT	30 (1EH)	Set Print Position to value in BC. B=Line No. (O-23); C=Column No. (O-31)
ATTBYT	31 (1FH)	Set Attribute Byte for Display File Adrs. in HL using ATTR_T, MASK_T and P-FLAG.
R ATTS	32 (20H)	Permnnent Attribute Info. to Temporary Attribute Variables
CLLHS	33 (21H)	Clear Lower Screen (Primary Display File)
CLS	34 (22H)	Clear Entire Screen(Primary Display File)
DUMPPR	35 (23H)	Print/Clear Print Buffer. (See 4.1.3)

SERVICE	SERVICE	CODE	DESCRIPTION
PRSCAN	36	(24H)	Send Can'332 Dytes) toPrinter. Pixel Data Address in HL Number of Scans remaining in B (=1-8). (See 4.1.3)
DESLUG	37	(25H)	Renove Nunber Slugs from Edit Line Buffer (Address in H.)
K NEW	38	(26H)	NEW command. See Fig. 1.1-4
INIT	39	(27H)	Initialize: DE=Maximum RAM Address. A=0 for Power-On; = -1 (FFH) for NEW. (See Fig.1.1-4)
INCH	40	(28H)	Input Character to A from currently Selected Channel. Returns NC if no input.
SELECT	41	(29H)	Select Channel (Stream) · # in A. (See 4.1)
INSERT	42	(2AH)	Insert BC Bytes before byte whose address is in HL. Copies up all from HL to (STKEND) and updates affected system variables. Returns BC=0; DE=adrs.of last byte of inserted space; HL=adrs.of byte before first.
RESET	43	(2BH)	Reset Calculator Stack. Sets (STKEND) =(STKBOT) and (MEM)=MEMBOT (5C92H).
CLOSE	44	(2CH)	CLOSE # Command. Channel # on Calculator Stack.
CLCHAN	45	(2DH)	Close Channel. BC=Value from STRM5 (Index into CHANS).
OPEN	46	(2EH)	OPEN # Command. Channel # an4 Device Spec. on Calculator Stack
OPCHAN	47	(2FH)	Open Channel. Device Spec. on Calculator Stack. DE=pointer into STRMS based on Ch.#.
			(See 4.1 for more info. on OPEN and CLOSE)

SERVICE	SERVICE	CODE	DESCRIPTION
CAT	48	(30H)	CAT Command (Not Applicable)
ERASE	49	(31H)	ERASE Command (Not Applicable)
FORMAT	50	(32H)	FORMAT Command (Not Applicable)
MOVE	51	(33H)	MDVE Command (Not Applicable)
FLASHA	52	(34H)	Flash Char.in A to Screen. (Calls SENDTV; assumes Lower Screen selected. Used to Flash Cursor.)
FIND_L	53	(35H)	Find BASIC Program Line with the number in HL. If Line found, returns Z and Address of Line in HL, else returns NZ and HL contains either address of line with next larger line number or points to the Variables area if there is no larger line number. Requested Line No. returned in BC and Address of Preceding Line in DE (DE=HL if no preceding line).
SUBL IN	54 (36H)		Finds either the D'th statement (D=Statement #; E=0) or 1st statement whose keyword token matches E (D=0), in a line pointed to by HL. If the D'th statement is found, returns Z and HL and (CH ADD) both point to 1 byte before-statement. (If line contains exactly D-1 statements, then the next line counts as the D'th.). If match on E is found, then returns NZ, NC and both HL and (CH ADD) point to keyword. D is decremented by the number of statements looked at (e.g. D= -2 if two statements). If no match on E then returns NZ, C with both HL and (CH ADD) pointing to End-of-Line byte (ODH).

TABLE 3.3.4-2

SERVICE	SERVICE CODE	DESCRIPTION
RECLEN	55 (3/H)	Returns in BC the length of the record pointed to by HL. Sets DE to HL+BC. The record can be a program line, or a string or numeric variable or array.
DELREC	56 (38H)	Delete record pointed to by HL having length BC from Program or Variables memory. Updates affected system variables.
PUT BC	57 (39H)	Converts number in BC from binary to ASCII and outputs to currently selected channel, If BC less than 0, outputs a 0.
SYNTAX	58 (3AH)	Check syntax of command or program line in Edit Line Buffer (E LINE). ERR NR= -1 if no errors, otherwisecontains Error Number-1.
EXCUTE	59 (3BH)	Execute command(s) from Edit Line buffer.
FOR	60 (3CH)	FOR command. *
STOP	61 (3DH)	STOP command. Does RESTART 8 with Error No. 9.
NEXT	62 (3EH)	NEXT connand. *
READ	63 (3FH)	READ command. *
DATA	64 (40H)	DATA statement. *
RESTBC	65 (41H)	RESTORE command - Line No. in BC
RAND	66 (42H)	RANDomize command. Sets seed for Random Number Generator based on Parameter on Calculator Stack. If parameter is non-zero, value is loaded to SEED; if zero, value in FRAMES is loaded to SEED.

SERVICE	SERVI	CE CODE	DESCRIPTION
CON' T	67 ((43H)	CONT command. Loads values from OLDPPC and OSPPC to NEWPPC and NSPPC and returns. Inside the BASIC Interpreter, this results in executing from Line No. in NEWPPC, Statement No. in NSPPC.
JUMP	68	(44H)	Jump to Line - Loads Line Number from Calculator Stack to NEWPPC and sets NSPPC to 0 and returns.
FIX_ UI	69 ((45H)	Converts Floating Point number on Calculator Stack to a single byte unsigned binary value in A (uses FP2A). Does RESTART 8 for Error B if number out of range.
FIX U	70 ((46H)	Converts Floating Point number on Calculator Stack to a 2-byte unsigned binary value in BC (uses FP2BC). Error B if number out of range.
CLEAR	71 ((47H)	CLEAR command. Processes parameter on Calculator Stack to value in BC for CLR BC.
CLR BC	72 ((48H)	Value in BC is new RAMTOP. Deletes Variables, clears screen, and Calculator Stack, etc.
GO SUB	73 ((49H)	GO SUB command. Inserts a 3-byte GO-SUB Block into the machine stack above the 2 most recent entries. The Block consists of current Line No. (2 bytes) and Statement No. (1 byte) to be used when RETURN is executed. Then calls JUMP to process GO SUB parameter and returns. At return to caller, machine stack consists of top of stack at point GO SUB was called, followed by 3-byte entry (Line No. MSB/Line No. LSB/Statement No.).

TABLE 3.3.3-Z

SERVICE	SERV	ICE CODE	DESCRIPTION
CHK SZ	74	(4AH)	Checks if room for BC + 80 (50H) bytes between (STKEND) and (RAMTOP). Addition of 80 bytes is "left-over" from Spectrum to guarantee minimum machine stack where the stack was at the top of RAM Error 4 if not enough room
RETURN	75	(4BH)	RETURN command. Retrieves most recent GO SUB Block from Machine Stack (SP+4), loads data to NEWPPC and NSPPC and returns. Error 7 if MSB Line No.=3EH (End of Stack Marker).
PAUSE	76	(4CH)	PAUSE command. Processes parameter on Calculator Stack to BC then waits BC frames or until key is depressed. (Uses HALT instruction, so interruptions must be enabled.)
BREAK?	77	(4DH)	Reads BREAK key. Returns NC if it is pressed and ON ERROR is not active.
DEF	78	(4EH)	Define Function.*
K LPR	79	(4FH)	LPRINT - Selects Channel 3 and processes items in LPRINT statement for output via WRCH.
K PRIN	80	(50H)	PRINT - Selects Channel 2 and processes items in PRINT statement for output via WRCH (same code used for K_LPR).
P_SEQ	81	(51H)	Code used by K LPR and K PRIN to process output-data and controls in BASIC statement (address in CH ADD).
INPUT	82	(52H)	INPUT command. Selects Channel 1 and processes I/O for Keyboard/Lower Screen using a buffer at (WORKSP) for input. *

TABLE 3.3.3-Z

SERVICE	SERVICE CODE	DESCRIPTION
I_SEQ	83 (53H)	Code used by INPUT to process input items and controls in BASIC statement (address in CH ADD).
NOTKB?	84 (54H)	Returns Z if current channel is Keyboard/Lower Screen (device specification="K").
COLOR	8 5 (55H)	Adjusts system variables ATTR T, MASK T and P FLAG for color code in D (0-9). Enter with C set to set Ink or NC set to set Paper. Error K if D is invalid.
HIFLSH	86 (56H)	Adjusts system variables (ATTR T and MASK T) for Flash/Bright code in D (O, 1 or 8) else Error K. Enter with C for Flash or NC for Bright.
SCRMBL	8 7 (57H)	Returns in HL the primary display file address for the pixel with coordinates in BC (B=Y;C=X). Returns in A the bit no (0-7) where 0=lefthand or most significant bit. Error B if Y is greater than 175.
PLOT	88 (58H)	PLOT command. Processes X/Y parameters on the Calculator Stack to BC for plotting of pixel via PLOTBC.
PLOTBC	89 (59H)	Deals with pixel for coordinates in BC (B=Y; C=X). Processes using P FLAG for Inverse and Over attributes. Updates Attribute File and sets COORDS=BC.
GET_XY	90 (5AH)	Converts a pair of numbers from the Calculator Stack to 2 single byte numbers. Top number goes to B and second to C. D=sign of B and E=sign of C (+l or -1). Used by PLOT and other routines.

SERVICE	SERVICE CODE	DESCRIPTI ON
CIRCLE	91 (5BH)	CIRCLE command. Calculates successive plot positions from the parameters in the BASIC statement. *
DRAW	92 (5CH)	DRAW command. Calculates successive plot positions from the parameters in the BASIC statement. *
DRAW L	93 (5DH)	Plots a straight line from current position (COORDS) based on parameters from Calculator Stack (X,Y). *
EXPRN	94 (5EH)	Evaluates expression in BASIC program line (CH ADD), putting value on Calculator Stack. *
F SCRN	95 (5FH)	SCREENS function. Matches screen line/col. position (parameters on Calculator Stack) against standard ASCII character set. Returns BC=0 if no find. BC=1 and DE points to Char. Code byte if match found.
F ATTR	96 (60H)	ATTR function. Returns attribute byte value controlling screen pixel position based on parameters on Calculator Stack (X,Y).
RND	97 (61H)	RND function. Uses value in SEED to generate a pseudo-random number which is placed on the Calculator Stack (Floating Point number).
F PI	98 (62H)	PI function. Places value of PI on Calculator Stack.

SERVICE	SERVICE CODE	DESCRIPTI ON
F_INKY	99 (63H)	INKEYS function. Scans keyboard and puts character code byte in (WORKSP) if key detected. In any case, pushes Regs. AEDCB onto Calculator Stack · BC=0 if no input; =l if char. code stored; DE=address of char. code byte.
FIND N	100 (64H)	Find Variable. Searches Variables area for match against identifier pointed to by CH ADD. Adjusts bit NO of FLAGS (Bit 6) for type (l=numeric; 0=string). Also used to find formal parameters for User Defined Functions. *
PSHSTR	101 (65H)	Push String - Clears bit NO of FLAGS and pushes Regs. AEDCB onto Calculator Stack adjusting (STKNXT) upwards. DE contains address of string; BC contains length.
PAEDCB	102 (66H)	Same code as for PSHSTR but preserves state of bit NO of FLAGS (Bit 6).
LET	103 (67H)	LET command. Processes existing or creates new variables. *
POPSTR	104 (68H)	Pop String - Pops end of Calculator Stack ((STKNXT)-1 through (STKNXT)-5) to Regs. BCDEA, adjusting (STKNXT) downwards.
DIM	105 (69H)	DIM statement. Creates or initializes numeric or string arrays. *
STKUSN	106 (6AH)	Stack Unsigned Number · inputs a floating point number onto the Calculator Stack from a series of ASCII characters addressed by (CH ADD). The first character is already in Reg. A (either decimal point, binary token or digit).

TS 2068 FUNCTION DISPATCHER SERVICES (continued)

SERVICE	SERVICE CODE	DESCRIPTION
STK A	107 (6BH)	l-byte unsigned integer in A to top of Calculator Stack (binary to floating point). Loads 0 to B and A to C, then executes STK BC.
STK BC	108 (6CH)	2-byte unsigned integer in BC to top of Calculator Stack (binary to floating point).
ININT	109 (6DH)	Converts a series of ASCII digits pointed to by (CH ADD) into an unsigned floating point integer on the Calculator Stack. First character is in A on entry. Terminates when non-digit found.
FP2BC	110 (6EH)	Pops top of Calculator Stack (floating point number) and puts in BC, rounded to nearest integer. Returns NZ if value is negative. Returns C if number exceeded maximum 2-byte value (65535). Range: -65535 to +65535.
FP2A	111 (6FH)	Pops top of Calculator Stack (floating point number) and puts in A, rounded to nearest integer. Returns NZ if value is negative. Returns C if number exceeded maximum 1-byte value (255). Range: -255 to +255.
OUTPUT	112 (70H)	outputs number on top of Calculator Stack to currently selected channel via WRCH. (Converts from floating point to ASCII.)

Full explanation of the following Calculator Routines is beyond the scope of this document.

SUB	113 (71H)	Subtract floating point form	t
		nunbers (HL) minus (DE). (DE) assumed to be (HL) + 5.)

TABLE 3. 3. 3- 2

TS 2068 FUNCTION DISPATCHER SERVICES (continued)

SERVI CE	SERVICE CODE	DESCRIPTION
ADD	114 (72H)	Add (HL) + (DE). See SUB.
MJLT	115 (73H)	Integer multiply HL * DE. Returns C if overflow.
TIMES	116 (74H)	Floating Point Multiply (HL) * (DE).
DIVIDE Trunc	1 17 (75H) 1 18 (76H)	Floating Point Divide (HL)/(DE). Truncates a floating point nunber (HL) towards zero to an integer. Assumes (DE) = (HL) + 5.
FLOAT	119 (77H)	Converts number (HL) to floating point format. Assumes HL points to an integer in 5-byte format.
INTDIV	120 (78H)	Replaces _{top} two numbers on Calculator Stack (X and Y) by X Mod Y and the integer quotient INT (X/Y). Returns with DE and HL = Calc.Stack Pointers.
INT	121 (79H)	Replaces the top of the Calculator Stack by its integer part. Returns with HL = top of Calc. Stack and DE = next free space.
ЕХР	122 (7AH)	Replaces the top of the Calculator Stack, X, by EXP(X). Returns with DE and HL = Calc.Stack Pointers.
LN	123 (7BH)	Replaces the top of the Calculator Stack by its natrual logarithm Returns DE and HL = Calc. Stack Pointers.
ANGLE	124 (7CH)	Replaces the top of the Calculator Stack (X) by Y where Y is greater than or equal to -1 and less than or equal to $+1$ and the SIN X = SIN (PI/2 * Y).

i.

TABLE 3.3.3-Z

SERVICE	SERVICE CODE	DESCRIPTION
COS	125 (7DH)	Replaces the top of the Calculator Stack by its COSINE.
SIN	126 (7EH)	Replaces the top of the Calculator Stack by its SINE.
TAN	127 (7FH)	Replaces the top of the Calculator Stack by its TANGENT.
ATN	128 (80H)	Replaces the top of the Calculator Stack by its inverse TANGENT.
ASN	129 (81H)	Replaces the top of the Calculator Stack by its inverse SINE.
ACS	130 (82H)	Replaces the top of the Calculator Stack by its inverse COSINE.
ROOT	131 (83H)	Replaces the top of the Calculator Stack by its Square Root.
TO THE	132 (84H)	Replaces the top two numbers on the Calculator Stack (X, Y) by x**y.
RDCH	133 (85H)	Wait for character from currently selected channel (calls INCH). Returns character code in A. See 4.1.1.
SENDCH	134 (86H)	Write character whose code is in A to currently selected output channel. See 4.1.2.
WRCH	135 (87H)	See 3. 2. 1. 1, RESTART 16.
K- SCAN	136 (88H)	Keyboard Scan. See 4.1.1

SERVICE	SERVICE CODE	DESCRIPTION
P LFT	137 (89H)	Backspace. Sets current colum position back 1 for selected device. (System Variable updated is S POSN, SPOSNL, or P POSN for Screen, Lower Screen or Printer respectively.)
P_RT	138 (8 AH)	Outputs a space to currently selected device.
P_ NL	139 (8BH)	End-of-Line. Sets current position to start of next line if screen, or outputs printer buffer if printer.
PUTMES	140 (8CH)	output message to currently selected device. DE points to base of message table which contains variable length ASCII coded messages. The first byte of the table and the last byte of each message must have the most significant bit set. Register A contains the message number, numbered from 0 upwards.
K_ CLS	141 (8DH)	CLS command. Executes both CLS and CLLHS.
SCRL	142 (8EH)	Scrolls entire screen (primary display file) up 1 line.
F_ PNT	143 (8FH)	POINT function. Processes X, Y parameters from Calculator Stack to BC. Returns unsigned integer value = 0 or 1 on Calculator Stack reflecting state of pixel at coordinates X/Y.
DRAWLN	144 (90H)	Same as DRAW L but enter with BC register containing coordinates, B=Y and C=X.
PUT_ LN	145 (91H)	Output Line Number as 4 digits, right aligned and space filled to currently selected output channel. HL points to MSB of Z-byte Line Number.

4.0 SYSTEM I/O GUIDE

4.1 I/O Channel s

The TS 2068 software architecture supports up to 19 I/O Channels or "Streams', numbered from -3 through 15. Those numbered less than 0 are "hidden" or reserved for system use; Channels 0 through 15 are available for assignment via the OPEN # command which has the following format:

OPEN # n, s

where n is the Channel number (0-15) and s is the Device Specification, e.g. "K" (keyboard), "S" (screen) or "P" (printer).

Channels 0 through 3 are initialized at power-on or execution of a NEW command to support the standard system devices and character I/O functions as shown in Figure 4.1-1. Channels 4-15 are You can re-assign the standard I/O, e.g. considered "Closed". OPEN # 2, "P" will direct all PRINT and LIST commands to the 2040 Printer instead of the screen. You can also assign Channels 4-15 and then direct I/O by including the Channel number (or a variable equated to the channel number) in the I/O statement, e.g. PRINT # Support for other than the standard system devices described n. above is not implemented in the original version of the TS 2068 and attempts to OPEN Channels or "Streams" using other than the standard device specifications ("K", "S" or "P") will result in an error message. One possibility for adding BASIC support for new devices is to intercept the I/O error on OPEN and other commands such as CAT and FORMAT via ON ERR and interpret the BASIC program line using your own machine code routines.

	Channel / Stream #	Device Specification	Connand/Function
	-3	'' K ''	Keyboard/Lower Screen
RESERVED	-2	" s "	Main Screen
	-1	" R "	RAM Write (not used)
	— 0	" K "	Output to Lower Screen
	1	" K "	INPUT command
	2	" s "	PRINT/LIST commands
	3	" P "	LPRINT/LLIST commands

FIGURE 4.1-1

The Channel architecture is implemented by a number of tables located in both ROM and RAM

STRM5 A. STRMS is a 38 byte table (2 bytes for each of the 19 channels) located in the System Variables area beginning at 23568 (5C10H). It is initialized at power-on or NEW to the following values:

LOCATION	VALUE			
5Cl 0	0100	(Channel	-3)]
5c12	0600	(Channel	-2)	(Copied from
5c14	0600	(Channel	-1)	SMINIT in
5C16	0100	(Channel	0)	module EDIT
5C18	0100	(Channel	1)	of the Home
5C1 A	0600	(Channel	2)	ROM)
5C1 C	1000	(Channel	3)_	
5C1 E	0000	(Channel	4)	
		_		

0000 (Channel 15) 5C34

This table is accessed using ((Ch.# * 2) + 16H) as an index added The 2-byte value in the table is an index into the to 5C00H CHANS area of memory which contains the addresses of the I/Oroutines for the selected channel. If the 2-byte value is zero, the Channel is closed. The STRMS table is modified via the OPEN # When a Channel is OPENed, the device and CLOSE # commands. specification is used to obtain the 2-byte value to be inserted. This value is taken from the table STRMINIT in module EDIT of the Hone ROM When Channels 0 through 3 are CLOSEed, the values are restored to those used at power-on time. All others are cleared to zero.

CHANS The CHANS System Variable at 23631 (5C4FH) contains the address of Β. a 21-byte table initialized at power-on or execution of a NEW command to support "stream" I/O to the four standard system devices ("K", "\$", "R" and "P"). Each table entry is 5 bytes long and is indexed by the value obtained from the STRMS table added to (CHANS)-1. Each entry has the following format:

Output Routine Address	2	Bytes
Input Routine Address	2	Bytes
Device Specification	1	Byte

This table is copied from CHINIT in module EDIT of the Home ROM The last byte of the table contains an 80H which will immediately precede the first line of the BASIC Program (PROG).

Whenever an I/O operation is performed, the appropriate Channel is "selected", i.e. its number is used as an index into STRMS to obtain the offset into the CHANS table. This offset is added to

(CHANS)-1 and the resultant pointer is loaded into the System Variable CURCHL for use by the next character I/O operation (WRCH/RDCH). The device specification from CHANS is used to find and execute the initilization routine in SELTAB.

- C. SELTAB The Select Table is located in the EDIT module of the Home ROM and contains offsets to device dependent initialization routines for the standard devices "K", "S" and "P".
- D. SPEC T The Specification Table is located in the CHANS module of the Home ROM and contains offsets to device dependent OPEN routines for the standard devices "K", "S" and "P". It is accessed whenever an OPEN # is executed.
- E. CL TAB The Close Table is located in the CHANS module of the Home ROM and contains offsets to device dependent CLOSE routines for the standard system devices "K", "S" and "P". It is accessed whenever a CLOSE # is executed.

The following sections describe the standard system I/O devices supported via Channel I/O.

4.1.1 Keyboard

The low-level routines supporting keyboard input are executed every 1/60 of a second out of the Interruption Handler (Location 56 (38H)). The controlling routine is labelled UPD K. This routine calls K SCAN to determine if any key(s) are currently being depressed, controls the debouncing and repeat algorithms, calls K BASE to determine the Base Code, calls CHCODE to translate the Base Code based on Mode (e.g. "K", "G" or "E" Mode), and finally, stores the resultant keystroke code in LAST K and sets the flag Figure 4.1.1-1 illustrates the mode control KEYHIT. variable and associated flags and Figure 4.1.1-2 contains flowcharts of the keyboard support routines.

The character input routine associated with Device Spec. "K" is labeled IN K. The entry address is obtained using the pointer in CURCHL when Channel 1 has been Selected and the Character I/O Input routines RDCH/INCH are executed. The IN K routine tests the KEYHIT flag to detect the presence of input from the keyboard. When the KEYHIT flag=l, the contents of LAST K are returned to the requestor.

FIGURE 4.1.1-1

TS 2068 MODE CONTROLS

System Variable	Location	Description
MODE	23617(5C41H)	<u>Value</u> 0 = "K" or "L" Mode 1 = "E" Mode 2 = "G" Mode
FLAGS	23611(5C3BH)	If MODE = 0 then:
		Bit 3 = 0 for "K" Mode = 1 for "L" Mode
FLAGS2	23658(5C6AH)	If in "L" Mode then:
		Bit 3 = 0 CAPS Lock Off = 1 CAPS Lock On





FIGURE 4.1.1-2


FLOWCHARTS

TS 2068 KEYBOARD ROUTINES


Sht 2

94





ł



4.1.2 Video Screen

The TS 2068 system software supports I/O in the primary display file only. See Section 2.1.10 for the display file organization. The screen, which is 32 columns X 24 lines, is partitioned into two parts, the main or upper screen (22 lines1 and the lower screen (2 lines). The lower portion of the screen is used for output of system messages and to echo input from the keyboard of BASIC commands, BASIC program lines, or data. The lower screen expands as needed for multi-line input, scrolling the entire screen upwards. The variable DF SZ reflects the number of lines in the lower screen (default=2).

Character output to the screen is done using the Channel I/0 described in Section 4.1 using device specification "K" for the lower screen and "S" for the upper screen. Each character is defined by an 8 X 8 group of pixels. The 8 bytes needed for each of the 133 characters supported by the TS 2068 are located as shown in Figure 4.1.2-1. Note that by constructing your own pixel data and placing (base address-100H) into CHARS, you can define your own character set.

Associated with each character position is an Attribute Byte controlling the background (PAPER) color, the foreground (INK) color, the intensity (BRIGHT), and whether the position is constant or alternates between true and inverse video (FLASH). Two other "attributes", OVER and INVERSE, are implemented by software at the time the character(s) are placed into the display file.

FIGURE 4.1.2-1

TS 2068 STANDARD CHARACTER TABLES

<u>Character</u> Set	No. of Chars.	Char. Codes	Location
Standard	96	32- 127 (20- 7FH)	Hone ROM (3D00-3FFFH) (Address-100H in CHARS)
Std. Graphics	16	128- 143 (80- 8FH)	Dynamically Generated by Software
User Defined Graphics	21	144- 164 (90- A4H)	Home RAM (Address in UDG)

The screen output routine, SENDTV, is in Module IO 1 of the Home ROM This routine is used for output to-both the screen (upper and lower) and the dot matrix printer. The following sequence illustrates the major operations involved in executing a PRINT "A" statement:

1. Channel 2 is Selected (normal assignment assumed)

loads CURCHL with pointer into CHANS area for Channel 2 (first 2 bytes are address of Output Routine - SENDTV).

clears printer and lower screen flags

sets ATTR T to values based on ATTR P (current "permanent'" attribute values are transferred to the system variable used by the screen output routine). If the PRINT statement contained temporary attribute controls, they would override the settings established via Select.

- 2. The character code for "A" (65/41H) is placed in Register A and a RESTART 16 (10H) is executed (WRCH). This jumps to SENDCH in module EDIT of the Home ROM which oasses control to the SENDTV routine based on (CURCHL).
- 3. The registers are loaded from the System Variables with the current Row/Column position (S POSN) and Display File address (DF_CC) for the main screen.
- 4. The character code is determined to be from the standard character set so the registers are loaded with the address from CHARS and the offset to the pixel pattern for "A" is calculated using the character code X 8 (shift left 3 places).
- 5. The first pixel row (8X1) from the character table is copied to the display file. The character table address is incremented by 1 and the display file address is incremented by 256 (100H). The next pixel row (8X1) is copied to the display file. This process is repeated until the 8 pixel rows have been copied. Masking of the data going into the display file is done based on the flags from P FLAG thus controlling the OVER and INVERSE attributes.
- 6. The attribute. byte controlling the character position just written is updated based on the value in ATTR_T and other flags.

7. The variables S POSN and DF CC are updated to reflect the nexfscreen position and return is made from the WRCH operation.

In the above sequence, if the print position for the "A" had started a new line following the 22 lines of the main screen, the SCROLL? prompt would have been outputted to the lower screen and, assuming a positive response, the upper screen would be scrolled up 1 line, a blank line inserted at the bottom of the upper screen, and the "A" printed at the start of the new line.

Graphics I/O using pixel coordinates is supported in the primary display file by the PLOT, DRAW and CIRCLE commands. The Home ROM module GRAPHS contains the major routines which implement these commands. They are limited to the 22 lines of the upper screen (256 X 176 pixels).

Figure 4.1.2-2 shows the internal representation used to designate row (line) and column positions. See Section 2.1.10 for details on the organization of the Display Pixel and Attribute Files. See Section 5.2 for details on software support necessary for the advanced video modes.

FIGURE 4.1.2-2

BASIC Parameters	Internal	Representation	
Line/Row 0 1		24 (18H) 23 (17H)	
21		3	UPPER SCREEN
22 23		2 1	LOWER SCREEN
Col unn 0 1		33 (21H) 32 (20H)	
31		2	

DISPLAY FILE ROW/COLUMN NOTATION

4.1.3 2040 Dot Matrix Printer

Character output to the 2040 Printer is handled by the same routine used for the screen, SENDTV. When the Printer Flag=l, set by initialization for device "P", the pixel data is written into the Print Buffer instead of into the Display File. There is no Attribute Byte. The **INVERSE** which "attributes" OVER and are software controlled can be active. Since the Print Buffer is always precleared to zeros, OVER has no effect. INVERSE works exactly as it does for the screen, i.e. INK pixels are zero and PAPER pixels are 1.

The Print Buffer is located at 23296 (5B00H) and is 256 (100H) bytes long, the data needed to print one line of 32 characters, each character comprised of 8 bytes (8 X 8 The buffer is cleared to zeros and pixels/character). the flag PRLEFT set to zero at power-on time (or execution of a NEW command). The PRLEFT flag is set to 1 whenever pixel data is written to the buffer. This flag is used when exit is made from a program to print any unprinted data prior to program termination. As the pixel data for a particular character is entered into the buffer, the buffer address is incremented by 32 (20H); the sequential data in the buffer therefore represents 8 complete scan lines of 32 characters. When the Print Buffer is full, or upon processing an End-of-Line (ODH), or at program termination, the contents of the buffer are written to the Printer, the buffer is cleared and the PRLEFT Flag is set to zero.

Printer I/O is done via Port OFBH, but the Printer responds to any I/O Read/Write with Address Bit 7=1 and Address Bit 2=0. Therefore, any Port providing this combination, e.g. Ports OFA through OF8 and Ports OF3 through OF0 as well as others, will interface to the Printer. See Section 2.1.13.3 for the bit definitions for Printer I/O. The pixel data is written to the device by the routine PRSCAN in module IO 2 of the Home ROM which outputs 1 scan line (32 bytes), one bit at a time on each call to the routine.

There are two controlling routines for output to the printer. DUMPPR is called from SENDTV based on buffer full or End-of-Line control. This routine will call PRSCAN 8 times to output the 256 bytes of the Print Buffer (8 scan lines). The other routine is K DUMP which implements the COPY command. This routine calls PRSCAN 176 times to write the contents of the primary display file for the main screen to the printer (8 X 22). All of the low level print routines are in module IO_2 of the Home ROM

4.2 Cassette Tape

Tape I/O is done via Port OFEH. An I/O read of Port OFEH pulls in the cassette input on Bit 6. An I/O write of Port OFEH Bit 3 controls the tape output with Bit 3 = 1 genrating a high output and Bit 3 = 0 generating a low output.

Data is written to the tape under software control creating the following frequencies and format:

Sync Pattern of 4032 cycles at 806.5 Hz. (5 sec.)

Header: 17 bytes of data identifying the following data block as either Program, Number Array, Character Array, or Binary Code and containing other control information.

> The header is written as Data, i.e. the Most Significant Bit first in each byte, 1 cycle at 2040 Hz. for a Zero and 1 cycle at 1020 Hz. for a One. The first byte is zero identifying the header. The final byte is a Checksum calculated by XOR of all preceding data bytes.

Software delay of approximately 835 milliseconds.

Sync Pattern of 1612 cycles at 806.5 Hz. (2 secs.)

Transition Pattern of 1 cycle at 2400 Hz.

Data Block: Written as Data (see above) with first byte = -1 (FFH) and a final Checksum byte.

Figure 4.2-1 shows the header formats for the various types of data.

The routines used to actually write and read the tape (W TAPE and R TAPE) are in the TAPE Module of the Extension ROM (see map in Appendix A). They are accessible via the Extension ROM Interface Routine listed in Figure 3.2.2-2. The general flow required to write a header and data block is:

- 1. Call W TAPE with A=0. IX contains the address of the header and DE contains the length.
- 2 Delay loop approximately 1 second.
- 3. Call W TAPE with A=FFH. IX contains the address of the data block and DE contains the length.

The R TAPE routine performs either a LOAD (transfers data from tape to memory) or VERIFY (compare data from tape against data in memory) operation, based on the status at entry: Carry Set for Load and No Carry if Verify. As for the Write, A=Block Type (0 for Header and -1 (FFH) for Data Block). IX contains the memory address.

The tape routines return Carry=1 for successful completion and No Carry for error or Break Key detected, Roth W TAPE and R TAPE exit via the routine W BORD which restores the Border color based on bits 3-5 of the system variable BORDCR. If the Break Key is detected during this exit routine, a **RESTART 8 (ERROR)** is executed.

NOTE: The write to Port OFEH in the exit routine restoring the Border Color has hit 3 = 0. This creates a final transition on the tape followina a write operation. This <u>transition is necessary</u> in order to successfully read <u>back the final data</u> bit from some tape recording devices. If you are calling the W TAPE routine so as to bypass the normal exit path, you must perform this final write to Port OFEH with Bit 3 = 0 within a similar timeframe.

Addendum to R TAPE routine: Register DE must contain the length of the-block to be read (DE=17 for the Header, and DE=HDLEN for Data). See Fig. 4.2-l for a definition of HDLEN.

FIGURE '4.2-1

TAPE HEADER FORM	ATS
------------------	-----

	HDTYPE(1)	HDNAME(10)	HDLEN (LSB/MSB)	HDADD (LSB/MSB)	HDVARS (LSB/MSB)
PROGRAM	0	up to 10 ASCII Chars.	Length of Program + Variables (E LINE - H (PROG)	Starting Line No. or 8000H E.G.: 0500=Line 5 or 0080H if no Line No.	Length of Pro- gram = Offset to Variables) (VARS) - (PROG)
NO. ARRAY	1	П	Length Field from Data Structure	LSB=00 MSB=Array II 7 100 (ASCII - 60H)	<u>0</u>
CHAR. ARRAY	2	11	Length Field from Data Structure	LSB=00 MSB=Array ID 7 110 (ASCII - 60H)	<u>0</u>
CODE (BINARY)	3	u	Length Specified in SAVE	Address Specified in SAVE	N/A (=0)


4.3 Joysticks

The two joysticks are controlled via Register 14 (I/O Port A) of the Programmable Sound Generator Chip (see Sections 2.1.6 and 2.1.7). Address and data are passed via Ports OF5H and OF6H respectively. The joysticks are read by first addressing Register 14 in the PSG by writing a 14 (OEH) to Port OF5H. The data is then read by executing an IN from Port OF6H, having the port address in 280 Register C and the joystick (player) number in Register B (number = 1 or 2). Note that PSG Register 7, Bit 5 is assumed to be zero, enabling I/O Port A for input. If you ever use I/O Port A for output (R7, B6=1), you will want to clear Bit 6 prior to any input operation, Sample routine:

GETJOY	OUT	A, OEH A, (OF5H) B, pl ayerno	Load A = 14 Address the joystick port
		C, OF6H	Data Port address to C
	IN	A.(C)	Joystick data to A
	CPL		Complement to High Active
	AND	8FH	Get significant bits

The data read is LOW ACTIVE, i.e. all bits = 1 (byte=FFH) when the stick is at center and the button is not depressed. Figure 4.3-1 shows the interpretation of the data byte.

FIGURE 4.3-1



JOYSTICK DATA

4.4 S/W Generated Sound (BEEP)

The BEEP command produces sound using the speaker by toggling Bit 4 of I/O Port OFEH to generate a signal of a calculated frequency and duration based on the command parameters. It uses the routine PARP which takes as input two parameters, one defining the period of the signal (HL) and the other defining the number of cycles to be generated (DE) and outputs DE+1 cycles of a tone having the period 8N+236 to 8N+246 T-States where (HL) = N. Both the BEEP and PARP routines are in the K SCAN module of the Home ROY. The PARP routine is also used to generate the keyboard "click" and the "raspberry" which can be varied by modifying the values in the system variables PIP (23609/5C39H) and RASP (23608 5C38H).

4.5 Sound Chip (SOUND)

The SOUND command writes the first parameter (register number) to Port OF5H (address to Programmable Sound Generator) and the second parameter (load data) to Port OF6H (data to PSG). The program line is scanned for multiple parameter pairs and continues writing address/data pairs to the PSG until the end of the statement is reached. See Section 2.1.6 for details on the hardware of the PSG.

5.0 Advanced Concepts

5.1 Cartridge Software/Hardware

5.1.1 LROS

An LROS is identified by the following overhead bytes:

Location	Description
0000	Not Used
0001	Cartridge Type Ol=LROS
0002/0003	Starting Address (LSB/MSB)
	Address to be jumped to after Operating System initialization is complete. Order of bytes is as for a JP instruction.
000 4	Memory Chunk Specification. Bits O-7 represent Chunks O-7 respectively in the Dock Bank in low active format:
	0 if in use 1 if not in use
	NOTE: When writing to the Horizontal Select Register (Port F4H), the Chunk Specification is High

The Memory Chunk Specification is used to enable the specified chunks in the Dock Bank prior to junping to the address specified in Location 2 and 3. Control is transferred from the Initialization code in the Extension ROM via the GOTO BANK routine in Home Bank RAM Chunk 3, therefore Bit 3 of the Memory Chunk Specification must be set to 1 in order for the transfer to be accomplished as designed (Chunk 3 also contains the Machine Stack).

Active

CAUTION: If Chunk 3 is marked for' use in the Dock Bank, then when the Memory Chunk Spec. is written to Port F4H by the Sank Enable code, execution will continue from that point in Chunk 3 in the Dock <u>Bank</u> with the Stack Pointer addressing ROM

An LROS is Z80 machine code and is in complete control of the TS 2068 hardware after transfer to the starting address has been made. It can directly implement an application, or it

can support multiple applications by implementing a language other than BASIC. An AROS dependent on such an LROS would have to be part of the same cartridge since there is only one cartridge connector.

Interruption Mode 1 has been set hy the **TS 2068** and interruptions are enabled prior to passing control to the LROS starting address, therefore the LROS must contain appropriate code at location 56 (38H) to cover the case where the interruption occurs after Chunk 0 in the Dock Bank has been enabled, hut before any action by the software cartridge to disable the interruption has been taken. Once control is transferred, the LROS may then disable the standard TS 2068 interruption by setting hit 6 of Port FFH, mask the interruption by executing a DI instruction, or set a different Interruption Mode. It may change the location of It may also change the memory selection the Machine Stack. hy writing to Port OF4H with each bit set to 1 for the corresponding chunk to he enabled in the Dock Bank (high active format) or 0 to he enabled in the Home Bank. Thus, an LROS may contain code in Chunk 3, hut it should be enabled after the OS RAM code has finished execution.

Now that your LROS is in the driver's seat, you are on your own! Some important points to remember when, , mapping your Dock Bank memory and doing bank switching are:

- 1. The Display RAM is in Home Bank Chunk.2 for the primary display file and Chunk 3 for the second display file. This memory is accessed independently by the video hardware. The software only needs to enable it when actually reading or writing it.
- 2. The Dock Bank and Extension ROM Bank are mutually exclusive since they share the Horizontal Select Register in Port F4H. You will need a routine in the Home Bank RAM to do any switching between the two. You must also be careful to have the appropriate Home Bank Chunks enabled which are referenced by the Extension ROM code, e.g. the System Variables in Chunk 2 or possibly the bank switching code in Chunk 3.
- 3. Some interesting switching routines can be constructed by having parallel code in shadowing chunks of memory to take advantage of the "instant" switch in execution from one hank to another when the memory selection is made. E.g., a routine in the Dock Bank ROM in Chunk 6 could push a Home Bank address on the stack, write to Port F4H enabl inq Chunk 6 and any other desired chunks in the Home Bank (by deselecting them in the Dock), and have code at the next sequential instruction address in Home Bank RAM Chunk 6 to continue the path. A Return

instruction, for example, would pass control to the address on the stack. Code to switch memory back to the Dock Bank could be mapped in a similar way.

- 4. If you plan to use any of the System software routines, unless you know otherwise it is probably necessary to maintain the contents of Home Bank Chunks 2 and 3 intact (and Chunk 7 if the OS RAM routines have been relocated). The system routines rely heavily on the System Variables and assume that any pointers in them are pointing to the Home Bank. See Section 3.3.4.1 for details on using the RAM Interruption Handler and Section 6.0 for known corrections when using System S/W
- 5. If you design an LROS implementing a higher-level language and want to support an AROS application, you must design your own initialization code to detect the presence of such an AROS. The TS 2068 will not look for the presence of an AROS if an LROS is present, therefore there will be no entry for the AROS in the System Configuration Table. Note that since there is only one cartridge connector, such an AROS would also have to be integrated with the supporting LROS in a single cartridge or cartridge board.

An AROS is identified by the following overhead bytes:

Location	<u>Description</u>
32768 (8000H)	Language Type 1 = BASIC [and machine code] 2 = Machine code only (Any other value will result in Error S, Missing LROS)
32769 (8001H)	Cartridge Type 2 = AROS
32770/32771 (8002/8003H)	Starting Address(LSB/MSB) BASIC AROS = Addrs. of First Program Line
32772 (8004H)	Machine Code AROS = Addrs. of First Z80 Instruction Memory Chunk Specification Bits 0-7 represent Chunks 0-7 respectively in the Dock Bank in <u>low active</u> format as follows: 0 if in use 1 if not in use NOTE: Bits 0-3 must he set to 1 for proper execution.
32773 (8005H)	Autostart Specification O = No Autostart 1 = Autostart
32774/32775 (8006/8007H)	Number of bytes of RAM to be Reserved for Machine Code Variables (LSB/MSB - 0100H=1 byte Reserved; 0002H=512 bytes Reserved.

5.1.2.1 BASIC AROS

A BASIC AROS is supported by special code in the System ROM (Section 3.2.1.2). The portion of the cartridge containing BASIC program lines is restricted to the upper half of the memory space beginning at location 32776 (8008H) in the Dock Bank. Support for User-Defined Functions, which requires searching for

the definition parameters within the program is not implemented. Also, because the support code interfaces directly to the bank switching code in. Home RAM Chunk 3 (does not allow for it to be relocated to Chunk 7), a BASIC AROS cannot utilize the advanced video modes and BASIC program statements. also execute If the cartridge contained machine code supporting advanced video modes, the TS 2068 would have to be returned to "Normal " video mode with the RAM mapped accordingly (see Figure 1.1-3) if control were to be returned to the BASIC Interpreter USR code.

Since execution of the cartridge BASIC program is done by copying program lines to a buffer in the Home Bank RAM (ARSBUF), the most efficient cartridge execution is obtained by making program lines as large as possible, 1.e. making use of the multi-statement feature of the TS 2068. The reverse is true concerning execution of **READ** commands. An entire DATA statement is copied to the Hone Rank RAM but only the current item is It therefore will be more efficient to not accessed. make DATA statements excessively long. The **BASIC** program lines appear in the cartridge in exactly the same format used in the RAM, i.e. Line Number (2 (2 Command Token. bvtes). Length bytes), etc. terminated by an Enter (ODH). constants Numeri cal appearing in a program line are followed by the CHR\$ (OEH) byte and 5-byte floating point format described in the User Manual (see Appendix C of the TS 2068 User The Variables area is built in the RAM Manual). (address in VARS) exactly as though the program were in the RAM All variables, including arrays, are built at the time of program execution - there is no provision for copying or accessing ore-defined: variables from the cartridge. however. see Section 5.3.2. The last program line must be followed by a terminator byte having the Most Significant Bit set (e.g. 80H), otherwise the Interpreter cannot detect the end of the program

A BASIC AROS may contain machine code accessed via the USR function. If the machine code address is within the memory designated by the AROS Memory Select Specification as 'in use', the Dock Bank will be enabled, otherwise the machine code address is assumed to be in the Home Bank. (See Section 6.0 for details on known problems in this area of the code.) once control is transferred to the machine Obviously, code in the AROS, the ball is now in your court. You could have additional machine code residing in the lower half of the Dock Bank memory space which you can You only have to know what you're now switch in. If and when you are ready to go back to about.

executing your BASIC program, you must enable Chunks O-3 in the Home Bank and have the stack and other Home Bank RAM in the proper state for return to the USR function code in the BASIC Interpreter, i.e. what it was when the USR function passed control to you.

The Autostart feature begins execution out of the BASIC AROS immediately after system initialization. If the Autostart parameter is zero, control will go to the BASIC Interpreter as if there were no cartridge installed, although internal flags have been set noting that a BASIC AROS is present. The cartridge will be started when you execute a RUN or GOTO Line Number command.

The final parameter in the overhead bytes allows you to reserve RAM beginning in Chunk 3 at Location 26688 (6840H) for machine code and/or machine code The designated number of bytes are reserved variables. by the AROS support code prior to beginning program The AROS buffer (ARSBUF) begins immediately execution. following this reserved area (see Fig. 1.1-3). Note that this area is part of the RAM that gets relocated if the second display file is opened. **Therefore access** to your machine code and/or variables should he conditional on the video mode rather than direct if you are going to be using the advanced video modes,. This reserved area begins at 31488 (7B00H) when the second display file is open. Remember -- use of the second display file and execution of BASIC program from the cartridge are mutually exclusive.

The standard technique of reserving space for machine code by modifying RAMTOP could also be used to place machine code/variables at the top of the Home Bank RAM If you place code above (RAMTOP) which is to be accessed via the BASIC USR function, the affected memory chunk(s) cannot be marked as "in use" in the cartridge in the AROS Memory Selection Specification.

5.1.2.2 Machine Code AROS

A machine code AROS is similar to an LROS with the exception that it is dependent on the System ROM for interruption handling if the interruption is enabled. This implies that Chunks O-3 are enabled in the Home Sank. The Autostart parameter should be set to 1 since if it is zero, control will be passed to the BASIC Interpreter as if the cartridge were not present. There is no BASIC command to directly start execution of a Machine Code AROS.

Because of a "bug" in the Initialization code handling a Machine Code AROS, the parameter specifying the number of bytes to be reserved for machine code variables must be adjusted by adding 21 (15H) to the actual number of bytes needed. This preserves the 21 byte CHANS area starting at 26688 (6840H). The reserved area then starts at 26709 (6855H) (or 31488 (7B15H) when the second display file is open). Access to the variables should be conditional based on the video mode rather than direct if you plan to use the If you do not plan to utilize advanced video modes. any of the system software, you can disregard the above and "do your own thing" with the RAM

See Section 6.0 for known corrections when using System $\ensuremath{\mathsf{S/W}}$

5.1.3 EPROM Cartridge Board Application


Figure 5.1-1 provides the logic diagram for a pluggable EPROM cartridge board capable of configuring up to four 16K-byte (128K-bit) EPROM s of the 27128 type. The artwork for the PC board implementing that logic diagram is provided in Figures 5.1-2, 5.1-3 and 5.1-4 for the Component Side art, the Solder Side art, and the Solder Mask (one common mask for both sides), respectively.

See Section 2.4.2 for mechanical details of the connector portion of the PCB.

FIGURE 5.1-1

PLUGGABLE EPROM CARTRIDGE BOARD


LOGIC DIAGRAM







EPROM CARTRIDGE BOARD

COMPONENT SIDE ARTWORK










SOLDER SIDE SK2000-81

FIGURE 5.1-4 EPROM CARTRIDGE BOARD

SOLDER MASK





.

SOLDER MASK

5.2 Advanced Video Modes

The following sections describe the various video modes available on the TS 2068 and the major software support functions necessary. See Sections 3.2.2.3 and 3.2.2.4 for details on using the Video Mode Change Service. Appendix (contains descriptions and code listings for a number of software packages developed by Timex that support various screen modes and applications. Reference to these packages should aid in gaining an understanding of the software techniques needed to support the video mode hardware.

The TS 2068 video mode hardware works out of two areas of RAM the primary display file at 4000H and the second display file at 6000H Each area consists of 5912 (1B00H) bytes used for pixel and/or attribute data based on the mode selected via bits 0-5 of Port FFH. The pixel data area divides into three blocks. each supporting 8 contiguous lines on the See Section 2.1.10 for details on organization of screen. the display RAM Because the two display files occupy the same relative positions within their respective 8K Chunks, by setting/clearing Address Bit 13 a software routine can address the corresponding location in each file:

Address	B	it	: 15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
			0	1	0	X	<u>X</u>	X	X	X	X	X	X	X	X	X	X	X	DF1
			4	1000).	5AI	FH			(Bi	t 1	3 =	= 0)						

Address																	
	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	DF2

6000 -	7AFFH	(Bit13 = 1)

In order to display a character on the screen, 8 bytes of pixel data must be entered into the display file, one for each scan row. For a particular character position, the scan rows are 100H bytes apart. E.g, the 8 bytes of pixel data for position Line O/Column 0 are located at 4000H, 4100H, 4200H,....,4700H. Since this is the first character position on the screen, its Attribute byte, in Normal Mode, is the first byte in the Attribute File which starts at 5800H. The 768 (300H) Attribute Bytes are in sequential order starting at position O/O through 0/31, 1/O through 1/31, and so forth, ending with 23/O through 23/31.

One method of determining the starting display file address for a particular line/column position is to build a table containing the starting address of each of the 24 lines (2 bytes per entry). Then construct an algorithm that takes the line number and forms an index by multiplying it by 2 (shift left 1), add the index to the base address of the table, and read out the display file address. The column position is then simply an offset added to this address. By testing VIDMDD (23746 - 5CC2H) you can determine whether to set Bit 13 for the second display file, e.g. because you are in an odd column in 64-column mode, or simply because you are using the second display file in dual screen mode.

The following example illustrates this method. The table entries are in Hex:

		TABLE		
LINE #	I NDEX	LSB/MSB		
0	0	00 40	4000H =	Line O (Top of Screen)
1	2	20 43		Line 1
2	4	40 40		Line 2
•		(+ 20H)		
		(+ 20H)		
7	14(0EH)	EO 40		Line 7 (End of Upper Block)
8	16(10H)	00 48	4800H =	Line 8 (Top of Middle Block)
9	18(12H)	20 48		Line 9
		(+ 20H)		
		(+ 20H)		
15	30(1EH)	EO 48		Line 15(End of Middle Block)
16	32(20H)	00 50	5000H =	Line 16(Top of Bottom Block)
17	34(22H)	20 50		Line 17
		(+ 20H)		
22		(+20H)		
23	46(2EH)	EU 50		Line 23(End of Bottom Block)

Line 17, Column 23 (11H/17H) would yield a display file address of 5020H + 17H = 5037H. If VIDMOD indicated the second display file was to be used. setting Bit 13 of the address would yield 7037H. If we were using 64-colum mode, because the column is odd (Bit 0=1) we would set Bit 13 of the starting line address getting 7020H, then divide the column address by 2 (shift right 1) since there are only 32 columns in each display file. This would give us an offset of 11 (OBH) which added to the starting address results in a display file address of 702BH. Having the display file address. we now insert the 8 bytes of pixel data for the character desired, incrementing the display file address by 100H between each write (this is easily done by simply incrementing the upper register of the register pair The following routine is a the address). containing simplified version illustrating this process. It assumes that Reg. Pair DE contains the address of the desired character in the character table and that HL contains the address of the desired position in the display file.

	LD B,8	Set Scan Count
LOOP	LD AC	Get pixel pattern
	LD (HL), A	Write to Display File
	INC DÈ	Next pixel Pattern byte
	INC H	Next DF Position (+100H)
	DJNZ LOOP	Continue for 8 Scan Rows

Finally, we must update the Attribute Byte controlling the updated character position. The following sample algorithm will formulate the Attribute File address given the address of any of the scan rows of the character position. We will assume we have saved off the starting display file address and now have it in Register Pair HL.

GETATT	LD RRCA	A, H	MSB of DF Address Shift right circular
	RRCA		to get Bits 3&4 (Block #)
	RRCA		to positions 0&
	AND	3	Clear other bits
	OR	5 8H	OR in Attr.File Base Adrs.
	LD	Н, А	Update MSB
			NOTE: The LSB is the same as for the pixel data.

Using our first example, with a Display File address of 5037H, the Attribute File address would be 5A37H. The second example was using 64-Column Mode which does not require attribute file update (attributes determined by video mode setting).

See Section 5.2.2 for a sample algorithm to formulate the display file address for X,Y pixel coordinates. The above routine for calculating Attribute File address would be substituted for the method used in the example if not working in High Resolution Graphics mode.

In addition to data insertion, two major screen support functions are scrolling and clearing the screen. Scrolling is done in the System ROM by copying the entire display file data and attribute controls up one line position (Line 1 to Line 0, Line 2 to Line 1, etc.) and inserting a blank line at the bottom Numerous more elaborate scrolling techniques can be implemented using various directions (up, down, left, right) and smaller areas or "windows" of the screen. Similarly, clearing the screen, which consists of writing zeros to the data file and updating the attribute bytes to a uniform value, can be implemented on smaller sections of the screen. The software packages in Appendix C contain examples of such implementations.

5.2.1 Dual Screen Mode

In this mode the second display file is used to provide a second independent screen having the same data and attribute organization as the orimary display file. By writing to Port FFH with Bits 0-5 = 1 (Bit 0 set), the second display file is activated at the video screen. Appendix C contains a software package supporting Dual Screen Mode., The software package uses the system variable VIDMOD to determine which display file is the target of the current operation. Special values for VIDMOD have been defined to permit building of one display file while the other is active at the screen so that a complete screen image is ready when the hardware mode is Copy and Exchange routines have been provided to changed. move data within and between the two display files. This enables the BASIC graphics commands like PLOT, CIRCLE and DRAW, which work only in the primary display file, to be used to create screens which are then moved into the second display file.

Because the System ROM works only in the primary display file, you can come up with some unusual situations when you have the second display file active at the screen and you are executing BASIC or using the System ROM routines. Ifan error occurs, for example, the error message will be placed into the primary display file and the ROM will be waiting for input from the keyboard to direct the next action, but all of this is invisible since you have the other display file The machine will appear to be "hung", but it is only active. Be prepared to enter a OUT 255,0 to doing its normal thing. an invisible command line in order to switch the display back Don't forget to also set VIDMDD to the standard file!!! (POKE 23746, 128) to keep things consistent inside the dual screen support code.

5.2.2 High Resolution Graphics Hode

This mode is set by writing to Port OFFH with Bits 0-5=2 (Bit 1 set). In this mode, also called Extended Color Mode, the second display file is used to expand the number of Attribute bytes from one for each 8 X 8 pixel group to one for each 8 X 1 pixel group thus giving 32 X 192 positions within each of which two colors plus Bright and Flash can be defined. Each byte of pixel data entered into the primary display file has

its own Attribute byte in the corresponding location in the second display file, e.g. the byte written to Location 4000H has its Attribute byte at Location 6000H, the byte at 47FFH (last byte of last scan row in Line 7) has its Attribute byte at Location 67FFH, the byte at 57FFH (last byte of last scan row in Line 23) has its Attribute byte at Location 77FFH. The routine writing data to the screen would therefore enter the pixel data to the desired location and then set Address Bit 13 of the Primary Display File address and write the desired attribute control byte to the resultant location. If normal characters are being written to the screen in this mode, eight Attribute bytes must also be written, one for each of the bytes defining the character. The same technique would be used for writing to both display files, i.e. for each of the seven bytes entered after the first. the display file address would be incremented by 256 (100H).

The System ROM graphics commands (PLOT, DRAW and CIRCLE) place data into the Primary Display File and update the Attribute File associated with the standard video mode In High **Resolution Graphics Mode**, (5800H-5AFFH). the hardware does not access this area for attribute control, therefore its contents have no visible effect. If before or immediately following execution of the BASIC graphics operation, you update the attribute control information in the second display file, you could possibly take advantage of the System ROM graphics capability. Admittedly, this is not a simple operation in the case of circles or drawing diagonal lines and it will be more efficient to develop code specifically to support this video mode.

The following sample routine takes as input two single byte binary digits representing the X and Y coordinates of a pixel position on the screen. It formulates the display file address of the byte containing the pixel, creates a pattern or mask byte for the specified bit position, sets the bit in the display file, and updates the attribute byte (High Resolution Graphics Mode assumed). This represents a simplified version of the approach used in the System ROM graphics support routines PLOTBC and SCRMBL.

The two inputs are assumed to be as follows:

- Reg. C = X Coordinate 0-255 (0-FFH) going left to right across the screen.
- Reg. B = Y Coordinate 0-191 (0-BFH) going from bottom to top of the screen.
- NOTE: This covers the full vertical range of 192 positions.

The Y Coordinate is checked for valid range and reversed directionally so that 0 represents the top of the screen and 191 represents the bottom After this reversal, the two coordinates represent the following values:

	γ									Х								
Bit	(7	6	5	4	3	2	1	0	Bit17	6	5	4	3	2	1	0		
SCF BLC (0-			BL	 NE THI OCH - 7)		V L				COL (0- (0-					BI] (0-			

We first formulate the MSB of the display file address using the Block and Scan Line information in the Y Coordinate:

PLOTXY	PUSH	(SAVECO), BC	Save coordinates
	LD	A, 191	Test Y within range
	SUB	B	C C
	JP	C, ERROR	Y coordinate beyond range
	LD	B, A	Y Coordinate now O=Top
	AND	OCOH	Get Block No. (0-2)
	RRA		Shift Bits to Pos. 3&4
	RRA		
	RRA		
	LD	H,A	Save Block Bits
	LD	A,B	Y Coordinate
	AND	07	Get Scan Row Bits
	OR	H	Combine Block and Scan Row
	OR	40H	Base Address of DF (4000H)
	LD	Н, А	H = MSB of DF Address

Next we formulate the LSB of the display file address using the Line information from the Y Coordinate and the Column information from the X Coordinate:

LD	A, C	Get X Coordinate
RLCA		Align to Pick Up Line
RLCA		Bits from Y
RLCA		A=2 LS Bits Column/XXX/3 MS
		Bits Column
AND	OC7H	Clear Bits 3-5
LD	L, A	Save A in L
LD	A, B	Get Y Coordinate
AND	38H	Get Line Bits
OR	L	Combine with Col.Bits
RLCA		Shift to Final Position
RLCA		A=Line #/Colunn
LD	L, A	L = LSB Display File Addrs.

Next we get the pixel position within the byte by taking the last 3 bits of the X Coordinate and create a mask byte having all bits zero except the addressed pixel. This mask is then used to set the bit in the Display File. The address is set to Display File 2 to update the Attribute File (High Res. Graphics Mode is assumed to be active), and the routine is finished. The memory locations defined as ATTR and SAVECO are for illustration purposes only:

	LD	A,C	Get Pixel Position
	AND	7	O=Leftmost (MSB);7=
			Rightnost (LSB)
	LD	B,A	Use as Control Count
	INC	B	B=1 - 8
	LD	A, 0000001B	Bit Mask
LOOP	RRCA		Rotate Mask Bit
	DJNZ	LOOP	to Proper Position
	OR	(HL)	OR Bit into DF
	LD	A, 20H	
	OR	Н	Set Bit 13 for DF2
	LD	H,A	HL = Attribute File
	LD	A (ATTR)	Get Attribute Byte
	LD	(HL), A	Update Attribute File
	POP	BC	Original X/Y to BC Regs.
	RET		0

Repetitive calls to this routine with the appropriate X/YCoordinate values will "draw" on the screen. The System ROM routines for drawing lines and circles calculate the successive X/Y Coordinate values and use common low-level routines similar to the above to place each pixel in the display file.

5.2.3 64-Colum Mode

In this mode, set by writing to Port OFFH with Bits 0-2=6 (Bits | and 2 set) and Bits 3-5 selecting ink color (0-7), the pixel data portions of the two display files are merged by the hardware on an alternating column basis to produce 64-columns across the screen. All even columns $(0, 2, 4, \dots, 62)$ are derived from the primary display file and all odd columns (1.3.5..... 63) are derived from the second display file. There are still 24 lines vertically from top to bottom The attributes are controlled by bits 3-5 written to Port FFH The Bright selecting one of eight ink/paper combinations. and Flash attributes are fixed at 0 and the Border is fixed The Attribute Files in RAM at to match the paper color. 5800H-5AFFH (primary display file) and 7800H-7AFFH (second display file) are not utilized in this mode.

Software supporting this mode must set up the display file address for character insertion based on the colum position (even=DF1; odd=DF2). When scrolling the screen (or a portion of it), any line of text on the screen requires the same operation to be done at the corresponding locations in each This is also true to clear the screen (or a display file. portion of it). To save a Screen on tape you must save two Code files. one for each display file. The SAVE filename SCREENS will work for the Primary Display File only. You will have to specifically SAVE the second display file via a SAVE filename CODE 24576, 6144. Note also that because the Border color is fixed by the video mode, you will not see the usual "stripes" during a tape operation.

Code to support an 80-column mode screen was developed utilizing the 64-column hardware mode and redefining the character size to a 6 X 8 pixel group (there is really room for 84 characters if the full 256 pixel width is used). Since individual characters now can span the two display files (e.g. 2 pixels in DFl and 4 in DF2) insertion of data into the display files involves masking the 6-bit character (or portion thereof) with the 8 bits of data read/written from/to the display file.

Appendix C contains descriptions and code listings of software packages supporting 64 and 80-Column modes.

5.2.4 Other

Appendix C also contains software packages supporting the following video screen features:

- A. 40-Column Mode utilizes the 6 X 8 character set defined for 80-Column Mode in "normal" mode. May be combined with the Dual Screen package.
- B. Sprites supports movement of software-defined objects and multi-directional screen scrolling services in the Primary Display File. You must create the actual bit map defining the shape of your sprite(s), but this package does the rest.

5.3 Other Advanced Concepts

5.3.1 Interruption Fielding

For a machine code program executing in the Home RAM, you can intercept the 17 ms. interruption for your own purposes by permanently enabling Chunk 0 in the Extension ROM Bank (write a 1 to Port OF4H and always have Bit 7 of Port OFFH = 1) and inserting at Location 25262 (62AE Hex) a branch to your own interruption handler. (Or if VIDMOD is not zero, insert your branch instruction at Location 64110 (FA6EH).) By doing this you are forcing the interruption to branch to the RAM and then bypassing the OS RAM Interruption Handler - see Sections 3. 7. 33.1 and 3. 3. 3. 1. Because the Video Mode Change Service automatically updates internal branch addresses in the OS RAM code when it is relocated between Chunk 3 and Chunk 7, you probably do not want to directly overlay the OS RAM Interruption Handler with your own code if you will be using the Video Mode service. Your branch instruction at 62AEH. however, will be copied unmodified to location FA6EH in Chunk 7 and vice versa.

Note that this technique cannot be used if you are using BASIC since then you must have Chunk O enabled in the Home Bank. Italso cannot be used from a cartridge because the memory selection hardware (Port OF4H) is common to the Dock and Extension ROM Banks and can only enable one of them at a given time as selected by Bit 7 of Port OFFH.

5.3.2 BASIC AROS Variables

In order to use pre-defined arrays and/or other BASIC variables, store them in the cartridge (possibly in the lower half of the addressable space which is not usable for BASIC program) and branch to a machine code routine via the USR function at the beginning of your BASIC AROS program Use this routine to do the necessary memory selection and copy your data from the cartridge to the RAM (address in VARS). Adjust the System Variables E LINE, WORKSP, STKBOT and STKEND to all point to the first free memory following your BASIC Of course, all BASIC variables must conform to variables. the format expected by the BASIC Interpreter. In addition to structures. you can also store screen images BASIC and machine code/variables in the cartridge for transfer to the RAM under your control. Consider using the XFER_BYTES service in the OS RAM

6.0 Known "BUGS" and Corrections

This section describes the known problems in the TS 2068 System Software and gives corrections or work-arounds where these have been defined.

- 6.1 LROS and Autostart Machine Code AROS
 - 6.1.1 If you will be using the System ROM Keyboard routines and accessing the input character code from system variable LAST K (5C08H), you must initialize the TS 2068 to "L" mode by setting the system variable MDDE at 23617(5C41H) to zero and setting Bit 3 of FLAGS (23611 -5C3BH) to 1. (The TS 2068 is in "K" mode when control is passed from System Initialization to the Cartridge; Keyword Token codes will be placed in LAST K instead of character codes.
 - 6.1.2 If you will be using the System ROM Calculator routines (RESTART 40 (28H)) or any ROM routines that invoke them, you must initialize the System Variable YEM by doing the following:

LD	HL, 5C92H	Set HL=MEMBOT
LD	(5C68H), HL	Initialize MEM

- 6.1.3 Chunk 3 must not be designated as "in use" by the Cartridge Memory Selection Specification byte. This will cause deselection of the bank switching code prior to completion of the transfer of control to the cartridge starting address. Once control has been transferred, the cartridge code may then enable Chunk 3 in the Dock Bank if desired. (See Section 5.1.)
- 6.1.4 No entry is made in the System Configuration Table for an RROS if an LROS is present. This means that an LROS designed to support either RAM based or cartridge based applications must include code for detection of an AROS.
- 6.2 Machine Code AROS

When setting the AROS Overhead parameter requesting RAM space for machine code variables, 21 + n bytes (15H + n) must be requested where n is the number of bytes needed. The machine language variables area then starts at 6855H immediately following the 21-byte CHANS area. (See Section 5.1.2.3.) NOTE: This does not apply to an AROS that contains both BASIC and machine code.

- 6.3.1 USR Function When testing the USR address against the Cartridge Memory Selection byte to determine if the address is in the Home Bank or the Dock Bank, the wrong nibble is tested in the register thus a valid cartridge address could be erroneously processed as a Home Bank address. Since the ROM code cannot be corrected, the machine code in the cartridge would have to be moved to an address that does not cause a problem
- 6.3.2 FOR/NEXT If the limit of the FOR statement has already been passed on its initial execution, (e.g. FOR A=1 TO 10 and A has been set to 12), control is passed to the statement following the corresponding NEXT. In the AROS support code, the address of this statement is lost giving unpredictable results. Since the ROM code cannot be corrected, care must be taken not to use this technique in an AROS Cartridge. Normal usage of FOR/NEXT loops is not affected.
- 6.3.3 Advanced Video Modes Because the BASIC AROS support code interfaces directly to the Bank Switching code in Chunk 3 (does not access based on its relocatability), the second display file cannot be open when executing BASIC program from an AROS.
- 6.4 Video Mode Change Service
 - 6.4.1 Available Memory Test · When the size of memory needed is calculated by adding the size of the second display file (6912 bytes or IBOOH) to the memory now in use (address in System Variable STKEND), the code fails to Thus if the address in STKEND is check for overflow. greater than 58623 (E4FFH), the fact that there is not enough free memory to open the second display file will not be detected and the system will "crash". If your BASIC program and/or variables area are large, you may want to make this test yourself prior to invoking the Video Mode Change Service in order to The size of memory needed is avoid this problem subsequently tested against the contents of RAMTOP and if there is not sufficient space (value in RAMTOP is less than size needed), you will get Error 4, Out of Memory.

6.4.2 RAMTOP - When the machine stack and OS RAM code is moved to Chunk 7, the User Defined Graphics area is moved down in RAM by 2112 bytes (840H) to make room for the stack and OS RAM routines at the top of memory. The pointer in UDG is updated, however, the value in RAMTOP is not modified to insure that the relocated UDG area as well as the OS code and stack are protected from expansion of the BASIC program You can avoid problems by setting RAMTOP via a CLEAR command specifying an address no greater than 63255 (F717H) prior to invoking the Video Mode Change Service. This reserves space between RAMTOP and the end of memory of 2280 bytes (8E8H) utilized as:

168 bytes(A8H)User Defined Graphics (21 X 8)2112 bytes(840H)Machine Stack and OS Routines2280(8E8H)

Example:		R	AMTOP	=	63255	(F717H)
_	+	Reserved	Area		2280	(08E8H)
					<u>65535</u>	(FFFFH)

The software packages in Appendix C are written assuming that RAMTOP is set to 57343 (DFFFH) or lower to protect the machine code which is loaded beginning at 57344 (E000H).

- 6.4.3 NEW Command If you have used the Video Mode Change Service to open the second display file and now wish to execute the NEW command, you should first return the computer to "normal" mode by calling the video mode service with A=zero. This returns the User Defined Graphics and other RAM structures to their normal locations. If you don't do this, the UDG area will remain in the alternate location and, if you have not corrected RAMTOP as explained above, part or all of your UDG area could he cleared to zeros by the NEW command.
- 6.4.4 VIDMDD · When Mode 128 (80H) is designated for activating the Primary Display File in Dual Screen Mode the System Variable VIDMDD at 23746 (5CC2H) is set to zero instead of to 128. This creates a potential problem if the 17 ms. interruption occurs before VIDMDD can be corrected since the interruption fielder will branch to Chunk 3 instead of to Chunk 7 and Chunk 3 is now in use for the second display file. This problem is corrected by disabling the interruption prior to calling the Video Mode Change Service and setting VIDMDD to the correct value prior to re-enabling it. These corrections are included in the Extension ROM Interface Routine in Figure 3.2.2-2.

NOTE: On an initial access changing video mode from normal to Mode 128, the interruption is re-enabled within the Video Mode Change Service itself after copying the stack and other Chunk 3 data to Chunk 7. This cannot be corrected, but has not proven to present a problem in actual use. At the point where the interruption is first enabled. the Chunk 3 code is still intact allowing for correct processing of one and the path length from there to the interruption, point of correcting VIDMDD is apparently less than 17 The interruption is also re-enabled within the ms Video Mode Change Service if you have applied the patches for the BANK ENABLE and RESTORE STATUS routines (Section 6.5.4) which are executed in connection with inserting space into the RAM to open the second display file. Again, this has not proven to be a problem in actual use.

6.4.4 Interruption Inhibit - By setting Bit 6 of Port OFFH to a 1, the normal 17 ms. interruption generated from the SCLD to the Z80A CPU will be inhibited. When Port OFFH is written to by the Video Mode Change Service. If you wish to inhibit the Bit 6 is forced to zero. normal interruption via this mechanism, and also plan use the Video Mode Change Service, to it is recommended that you first invoke the service to remap the RAM and open the second display file, then set Bit 6 of Port OFFH to inhibit the normal interruption and write your own routine(s) for subsequent changing of the video mode setting that do not involve remapping the RAM In this way you can maintain the value in Bit 6.

6.5 OS RAM Routines

In patching the OS RAM routines, care must be taken not to relocate CALL and JP instructions since this affects the modification of the code when it is moved between Chunks 3 and 7. All of the code containing actual addresses must be modified to reflect the relocation and this is done using a table in the Extension ROM Since the table cannot be changed, none of these instructions can be moved. Also, any CALL or JP instructions added must be modified by you when the code is relocated.

6.5.1 Function Dispatcher -For a variety of reasons such as conflict with use of the IX Register, incorrect entries in the ROM Function Dispatcher Jump Table, etc. some Service Codes have been deleted from the Function Dispatcher table (Table 3.3.4-z). In addition, the following correction to the GET STATUS routine' is required in order to successfully utilize the Function Dispatcher from a cartridge.

- 6.5.2 GET STATUS- Returns invalid memory selection status for-the Home Bank, ROM Extension and Dock. This results in switching out of either the Home Bank or the Dock when status is "restored". This affects use of the Function Dispatcher and GET WORD routines, and any other code using GET STATUS. Figure 6.5-1 shows the patches and additions necessary to correct this routine.
- 6.5.3 PUT WORD- Write data passed in Reg. Pair DE is overwritten prior to use. Figure 6.5-2 shows corrections.
- 6.5.4 BANK_ENABLE and RESTORE_STATUS-

If the 17 ms. interruption occurs during update of the memory selection hardware, it can cause the system to hang and RAM to be overwritten. This occurs when the interruption happens in an interval when Port FF Bit 7 is zero (thus selecting the Dock Bank) and Port F4 Bit 0 is one (thus enabling Chunk 0 in the Dock Bank) and there is no memory in Chunk 0 of the Dock Bank. This can be true when there is no cartridge installed, or if the cartridge installed is an AROS. This problem is corrected by disabling or masking the interruption while updating the memory selection hardware. Figure 6.5-3 shows one implementation of this correction.

- 6.5.5 SAVE STATUS and RESTORE STATUS · The value of Port FFH which includes video mode and interruption inhibit as well as Ext. ROM/Dock Select is saved and restored as a full 8-bits. Therefore any modification of this port by code accessed between execution of SAVE STATUS and subsequent execution of RESTORE STATUS (erg. via CALL BANK or use of the Function Dispatcher) is "undone". This is one reason the Video Mode Change Service and some of the bank switching routines such as BANK ENABLE cannot be meaningfully accessed via the Function Dispatcher.
- 6.5.6 CALL BANK- Does not correctly retrieve the stack entry designating the count of parameters being passed. Memory is overwritten in the case where this count is not zero. This is corrected by setting Location 6610H = 9 (POKE 26128,9). You only need to apply the correction once; it will be duplicated in Chunk 7 if the code is relocated.

FIGURE 6.5-1

GET_STATUS CORRECTIONS

(HEX) (HEX) Input: Bank # in B Output: Bank # in B (Bank Status if Exp. Bank) Memory Selection in C (Low Active Format) 6405 F5 6406 D5 6406 D5 6407 78 6408 FEFE 6404 2824 4405 FFF 6406 D5 6407 78 6408 FEFE 6409 CP 6400 2824 JR Z, GS EXT 6400 FEFF 6400 FEFF 6401 A7 6402 2837 JR Z, GS HOME 6410 A7 6411 2827 JR Z, GS DOCK 6411 2827 JR Z, GS DOCK 6413
Gutput: Bank # in B (Bank Status if Exp. Bank) Memory Selection in C (Low Active Format) 6405 F5 GET STATUS PUSH AF Save Regs. 6406 D5 PUSH DE D 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) * 6404 2824 JR Z, GS EXT * 6406 PEFF CP OFFH- * 6402 FEFF CP OFFH- * 6406 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) 6411 2827 JR Z, GS DOCK
6405 F5 GET STATUS PUSH AF Save Regs. 6406 D5 PUSH AF Save Regs. 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) * 6406 2824 JR Z, GS EXT * 6406 PEFF CP OFFH- Test if Home(255) * 6406 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6413
Memory Selection in C (Low Active Format) 6405 F5 GET STATUS PUSH AF Save Regs. 6406 D5 PUSH DE 6407 78 6408 FEFE CP OFEH Test if Ext. (254) * 6400 2824 JR Z, GS EXT * 6400 FEFF CP OFFH- Test if Home(255) * 6400 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK * 6413 * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected
(Low Active Formet) 6405 F5 GET STATUS PUSH AF Save Regs. 6406 D5 PUSH DE 6407 78 LD A, B Get Bank # 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) * 6400 2824 JR Z, GS EXT * 6400 FEFF CP OFFH- Test if Home(255) 6402 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) 6411 2827 JR Z, GS DOCK * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H . </td
6405 F5 GET STATUS PUSH AF Save Regs. 6406 D5 PUSH DE A, B Get Bank # 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) 6400 2824 JR Z, GS EXT 6400 FEFF CP OFFH- Test if Home(255) 6401 A7 AND A Test if Dock (0) 6411 2827 JR Z, GS DOCK 6413
6406 D5 PUSH DE 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) * 6404 2824 JR Z, GS EXT * 640C FEFF CP OFFH- Test if Home(255) * 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6410 A7 AND A Test if Dock (0) * 6413 * 6430 OEFF GS EXT LD C, OFFH Assume none * 6430 OEFF GS EXT LD C, OFFH Assume none * 6434 E680 AND 80H <t< td=""></t<>
6406 D5 PUSH DE 6407 78 LD A, B Get Bank # 6408 FEFE CP OFEH Test if Ext. (254) 640A 2824 JR Z, GS EXT * 640C FEFF CP OFFH- Test if Home(255) * 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK * 6413
* 6408 FEFE CP OFEH Test if Ext. (254) * 640A 2824 JR Z, GS EXT * 640C FEFF CP OFFH- Test if Home(255) * 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · · • · · · ·
6408 FEFE CP OFEH Test if Ext. (254) * 640A 2824 JR Z, GS EXT * 640C FEFF CP OFFH- Test if Home(255) * 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK * 6413
640C FEFF CP OFFH- Test if Home(255) * 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK 6413 * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 640E 2837 JR Z, GS HOME * 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK 6413 * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 640E 2837 6410 A7 * 6411 2827 6413 .
* 6410 A7 AND A Test if Dock (0) * 6411 2827 JR Z, GS DOCK 6413 <
* 6411 2827 JR Z, GS DOCK 6413
 Code for Expansion Banks not applicable) 6430 OEFF GS EXT LD C, OFFH Assume none 6432 DBFF IN A, (OFFH) Test if selected 6434 E680 AND 80H
 not applicable) * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
 not applicable) * 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 6430 OEFF GS EXT LD C, OFFH Assume none * 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 6432 DBFF IN A, (OFFH) Test if selected * 6434 E680 AND 80H
* 6434 E680 AND 80H
ц.
* 6438 1808 JR GETHS Get Hor. Select
* 643A OEFF GS DOCK LD C, OFFH Assume none
* 643C DBFF IN A, (OFFH) Test if selected
* 643E E680 AND 80H
* 6440 2008 JR NZ, GS XT1 Not active
* 6442 DBF4 GETHS IN A, (OF4H) Get Hor. Select R
* 6444 2F CPL Invert to Low Ac
* 6445 1802 JR GS XTO Exit
* 6447 DBF4 GS HOME IN A, OF4H All bits set are
active in Home B
* 6449 4F GS XTO LD C, A Memory Select to
644A DI CS XT1 POP DE Restore Regs.
644B F1 POP AF
644C C9 RET Return

The asterisks mark the locations modified. See next page for list of corresponding POKE's for BASIC.

FIGURE 6.5-1

GET STATUS CORRECTIONS

(continued)

From BASIC:

POKE	25610, 40	(Location 640AH)
POKE	25611, 36	
POKE	25614, 40	(Location 640EH)
POKE	25615, 55	
POKE	25617, 40	(Location 6411H)
POKE	25618, 39	
POKE	25648, 14	(Location 6430H)
POKE	25649, 255	
POKE	25650, 219	
POKE	25651, 255	
POKE	25652, 230	
POKE	25653, 128	
POKE	25654, 40	
POKE	25655, 18	
POKE	25656, 24	
POKE	25657, 8	
POKE	25658, 14	
POKE	25659, 255	
POKE	25660, 219	
POKE	25661, 255	
POKE	25662, 230	
POKE	25663, 128	
POKE	25664, 32	
POKE	25665, 8	
POKE	25666, 219	
POKE	25667, 244	
POKE	25668, 47	
POKE	25669, 24	
POKE	25670, 2	
POKE	25671, 219	
POKE	25672, 244	
POKE	25673, 79	

FIGURE 6.5-Z

PUT WORD CORRECTIONS

	LOCATION	OBJ. CODE	SOURCE STATEMENT	COMMENTS
	(HEX)	EX)		
			Input: Data in DE, Address	in HL, Bank # in B
	6338	F5	PUT-WORD PUSH AF	Save Regs.
	633C	c5	PUSH BC	C C
	633D	CD5E64	CALL GET NUMB	ER Bank # of Owner
*	6340	D 5	PUSH DE	Save Data
	6341	50	LD D, B	Save Target Bank #
	6342	47	LD B, A	Bank # of Owner
	6343	CD0564	CALL GET-STATU	US Get Bank Status
	6346	C5	PUSH BC	Save It
	6347	CD4D64	CALL GET CHUNK	K Get Bit Map
	634A	2F	CPL	Set High Active
	634B	42	LD B,D	Target Bank # to B
	634C	4F	LD C.A	Memory Select Byte
	634D	CD9964	CALL BANK ENAB	
*	6350	Cl	POP BC	Saved Bank Status
*	6351	D1	POP DE	Saved Data
*	6352	73	LD (HL), E	Write LSB
*	6353	23	INC HÌ	Increment Adrs.
*	6354	72	LD (HL), D	Write MSB
*	6355	2 B	DEC HL	Restore HL
	6356	C09964	CALL BANK ENAB	BLE Restore Bank St.
	6359	Cl	POP BC	Restore Regs.
	635A	Fl	POP AF	
	635B	C9	RET	Return

The asterisks mark the locations modified.

From BASIC:

POKE25408, 213POKE25424, 193POKE25425, 209POKE25426, 115POKE25427, 35POKE25428, 114POKE25429, 43

NOTE: The corrections to GET-STATUS and BANK-ENABLE are also required.

FIGURE 6.5-3

				From BAS	IC
BANK ENABLE:	Location	Object	Code	POKE Address	Value
	6499H	00	NOP	25753	0
	649DH	F3	DI	25757	243
	651 CH	FB	EI	25884	251
RESTORE _ STATUS:					
	654AH 6570H	F3 FB	DI EI	25930 25968	243 251

BANK_ ENABLE AND RESTORE STATUS CORRECTIONS

In both cases, the Disable Interrupt and Enable Interrupt are being done by deleting the preservation of the AF Registers (PUSH AF/POP AF). If your code requires AF to be saved, you must do it prior to calling either of these routines or any other system routines that use them Note also that if you already have the interruption masked when these routines are entered, it will be enabled when they are exitted. If this proves to be a problem, replace the Enable Interruption (EI) instruction with a NOP and do the enable at a more appropriate place in your own code.

- 6.5.6 GET NUMBER- Always returns the Dock Bank # for any memory enabled in the ROM Extension. Unlikely to be a problem because of limited use of the ROM Extension.
- 6.5.7 XFR BYTES- Improperly passes memory select byte for the case where source and destination are in the same bank. This is corrected by setting Location 676AH = 5FH (POKE 26474, 951.

6.6 GENERAL

6.6.1 Pressing ENTER multiple times with an invalid tape command on the edit line (syntax error) causes the system to reset. This is due to overflowing the Bank Status Stack in RAM Chunk 3/7 due to the multiple calls to and from the Extension ROM via the Call Bank code without normal termination (the error causes-a RESTART 8 to be executed out of Home ROM code called from the ROM Extension). It shouldn't take anybody that many tries to get a tape command right, so this is not a real problem, but you may want to keep it in mind. For any call made through the OS RAM services, you should have a corresponding return to keep the structures clean.

- 6.6.2 ON ERR GOTO If a non-existent line number is specified, followed by an error, the system will hang. The ROM code is in an endless loop trying to report the absence of a valid error handler to the non-existent error handler!!! On some errors, you will get an unexpected 0 OK termination showing the line number of your Error Handler. This is because some ROM routines temporarily clear the INTPT Flag (Bit 7 of FLAGS). This flag is set to 0 when checking syntax and set to 1 when executing; if an error is detected while the Flag=0, the error handler code is branched to but is not executed.
- 6.6.3 Parameters to the SOUND command are not fully validated, therefore you can specify a number beyond the valid range for a given operation and not get an error, for example, you can write a value greater than 63 to the Enable Register (Reg. 7), possibly changing the I/O Port used for reading the joysticks from input to output. If you specify a number larger than 255 (FFH), only the least significant byte will be actually written to the Programmble Sound Generator. Access to PSG Reg. 14 (IO-A) used for the Joysticks is also not precluded via the SOUND command.

If you experience difficulty in reading the joystick(s), do a write to PSG Reg. 7 clearing Bit 6 to 0 to guarantee that the joystick path is enabled for input (see Section 4.3). This write can be done by executing a SOUND 7,63 (or any value less than 63).

The INTEGER function for (-65536) gives an incorrect result of -1, and for other cases where the result should be -65536, it gives -1E-38. Since the ROM code cannot be changed, there is no correction.

- 6.6.4 If you respond to the SCROLL? message using multiple keys such as Cap Shift/Z or Cap Shift/Symbol Shift, you will get strange results like dumping of the Edit Line with the "C" or "E cursor, display of ROM data, or multiple scrolls. Stick to single key responses and you won't have any problems!
- 6.6.5 When DELETE (Cap Shift/O) is held down to do deletion of characters in the Edit Line, sometimes it outputs the DELETE Keyword instead (it should not do this in auto-repeat mode). This is especially noticeable when the input line is long. Since the ROM code cannot be corrected, you must try releasing and pressing the DELETE key at differing frequencies and you will be able to get past this "Bug".

APPENDIX A

HOME ROM MAP

LINK 1.7			DATA	1E82	SYNTAX
			LIEF	201D	SYNTAX
LOAD MAP			DELREC	1750	LIST
MODULE	ORIGIN	LENGTH	DELSYM	OB7E	10_2
			DEL-DE	174D	LIST
BLOCK	0000	0000	DEL-C:	OBED	10_2
BASIC	0000	9227	DESLUG	ODOD	10_2
KSCAN	0227	02D9	DE_HL	1668	LIST
IO_1	0500	0502	DIGIT?	3009	INOUT
I O_2 EDIT	0402	031B	DIM	2FCO	
CHANS	0D1D 139F	0682	DIVIDE Draw	354E 26DB	SUMS
LIST	14E1	0142 02 04	DRAWLN	2913	GRAPHS GRAPHS
AROS	1785	0190	DRAW_L	2810	GRAPHS
SYNTAX	1945	0804	DUMPPR	0A23	10_2
SYNTWO	214F	0484	DYADIC	1 BDC	SYNTAX
GRAPHS	2603	0251	ECHO	() ⊜ a3	10_2
EXPRN	2854	041C	EDIT-K	0A82	10_2
I DENT	2070	03E9	END?	1844	SYNTAX
I NOUT	3059	0301	ENDSTT	1AB9	SYNTAX
SUMS	33 5 A	032A	ENDTEM	1 E4A	SYNTAX
CALC	3684	0437	ERASE	2504	SYNTWO
FUNCTS	3ABB	OICE	ERR2	1891	SYNTAX
TAPEMSG	3089	0053	ERR4	1 FC:F	SYNTAX
CH_SET	3000	0300	ERRS	0701	10_1
			ERR6	3560	SUMS
GLOBAL	ADDRESS	MODULE	ERRB	1F29	SYNTAX
			ERRH	237E	SYNTWO
ACS	305E	FUNGTS	ERRO	123D	EDIT
ADD	3303	SUMS	EXCUTE	1 408	SYNTAX
ALNUM?	3046	I DENT	EXP EXPRN	GADE	FUNCTS
ALPHA?	304B	I DENT	FIND-L	2854	EXPRN
ANGLE AROS	389E	FUNGTS	FIND-L FIND_N	1606 2070	
ARRAY	1806 3705	AROS	FINDLN	1F23	I DENT SYNTAX
ARLIN	3705 17EA	GALG AROS	FI X_U1	1F1E	SYNTAX
AR_NXT	17EA	AROS	FLASHA	1600	LIST
ASN	SC4E	FUNCTS	FLOAT	3656	SUMS
ATN	3BFD	FUNGTS	FOR	1078	SYNTAX
ATTBYT	0710	I0_1	FORMAT	25CC	SYNTWO
BEEP	0436	KSCAN	FP2A	3193	INOUT
BORDER	2436	SYNTWO	FP2BC	3160	INOUT
BREAK?	2009	SYNTAX	F_ATTR	2807	EXPRN
CAT	2508	SYNTWO	FLINKY	29F2	EXPRN
CHCODE	0371	KSCAN	F-PI	29E5	EXPRN
CHINIT	1144	EDIT	F_PNT	2624	GRAPHS
CHKLSZ	1F88	SYNTAX	F_SCRN	238E	EXPRN
CIRCLE	2679	GRAPHS	GETAL	17CF	AROS
CLCHAN	1388	CHANS	GETLEL	2D.54	
CLEAR	1F36	SYNTAX	GET_LN GET_XY	132 4 2660	EDIT
CLEL CLLHS	133F	EDIT	GOLSUB,	1F99	GRAPHS SYNTAX
CLOSE	08A9 13 9F	IO_1 CHANS	GR_COL	2380	SYNTWO
GLPR	Cm35	10 _2	HIFLSH	2330	SYNTWO
CLR_BC	1F39	SYNTAX	INGH	11E1	EDIT
CLS	OSEA	IO_1	ININT	3069	INOUT
CLS_B	097F	10_1	INIT	OD31	EDIT
COLITM	23A6	SYNTWO	INPUT	2228	SYNTWO
COLOUR	23DE	SYNTWO	INST	1288	EDIT
CONT	1EE4	SYNTAX	INSA	OAE7	ID-2
COS	3805	FUNCTS	INSERT	12BB	EDIT
GP-EC	16E8	LIST	INT	3ACA	FUNCTS
CTRO	371 A	CALC	INTDIV	3ABB	FUNCTS

INTPT? IN_K I_SEQ JUMP K_BASE K_CLS K_DASE K_CLS K_LIST K_LST K_LST K_LPR K_SCAN LCU2 LDDE LDTVCU LE3 LED4 LE7 LINENG LIST LN LPO LS4 LT22 MOVE MULT NCLHL NEW NEW NEW NEW NEW NEXT NEXTCH NEXC	000E 10 224B SY 1EF1 SY 0350 KS 0354 IO 0402 IO 1545 L1 1545 L1 1545 L1 2157 SY 0010 ED 2159 SV 0280 KS 1320 ED 3130 IN 3CA3 TA 061A IO 0055 BA 06280 ED 2E80 ID 14E1 L1 3B2E FU 15AC L1 14E1 L1 3B2E FU 15AC L1 14E1 L13 3B2E FU 15AC L1 14E1 L13 3B2E FU 15AC L1 168 SU 0077 BA 382D CA 0032 <t< th=""><th>NTWO NTAX SIC ST NTWO FRN ANS aNS NTAX OUT DENT CaN NTAX OUT DENT CaN NTWO NTAX SIC APHS SIC APHS SIC 2 ST 1 ENT -2 ST 1 ENT -1</th><th>REMGSZ RESET HESTBC RETURN RND ROOM? ROOT RSET RSTSTR R_ATTS SCRL SCRMBL SEARCH SELECT SELECT SELECT SELECT SETUC SETLAT SHIFT SIN SKIP SKIPIT SLICER SMINIT SOUND SRCHSC STDE_U STKUSN STK_O STK_A STK-EC STK_M STK-S STDE_U STKUSN STK-O STK-A STK-EC STK_M STK-S STDE_U STKUSN STK-O STK-A STK-EC STKUSN STK-O STK-S STDE_U STKUSN STK-O STK-A STK-EC STKUSN STK-O STKUSN STK-O STKUSN STK-O STKUSN STK-C STKUSN STK-C STKUSN STK-C STKUSN STK-C STKUSN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLN</th><th>12CA 1354 1ECA 1FD4 29B8 3765 2454 13A8 0939 2603 12454 13A8 0939 2603 12454 13A8 0939 2603 12454 13A8 0939 2603 12454 13CO 30914 05B2 2609 112128 1374 3926 31C59 2210 11C1 2128 1374 30E9 31C59 220F3 220F</th><th>E DIT E DIT SYNTAX SYNTAX EXPRN CALC FUNCTS SYNTWO CHANS IO_1 IO_1 GRAPHS E DIT E DIT E DIT E DIT E DIT IO_1 IO_1 IO_1 IO_1 IO_1 IO_1 SUMS FUNCTS SYNTAX E DIT E DIT E DIT E DIT E DIT E DIT E DIT E DIT E DIT SYNTAX E DIT SYNTAX E DIT CALC I NOUT I NOUT I NOUT I NOUT SYNTAX E DIT SYNTAX E DIT SYNTAX</th></t<>	NTWO NTAX SIC ST NTWO FRN ANS aNS NTAX OUT DENT CaN NTAX OUT DENT CaN NTWO NTAX SIC APHS SIC APHS SIC 2 ST 1 ENT -2 ST 1 ENT -1	REMGSZ RESET HESTBC RETURN RND ROOM? ROOT RSET RSTSTR R_ATTS SCRL SCRMBL SEARCH SELECT SELECT SELECT SELECT SETUC SETLAT SHIFT SIN SKIP SKIPIT SLICER SMINIT SOUND SRCHSC STDE_U STKUSN STK_O STK_A STK-EC STK_M STK-S STDE_U STKUSN STK-O STK-A STK-EC STK_M STK-S STDE_U STKUSN STK-O STK-A STK-EC STKUSN STK-O STK-S STDE_U STKUSN STK-O STK-A STK-EC STKUSN STK-O STKUSN STK-O STKUSN STK-O STKUSN STK-C STKUSN STK-C STKUSN STK-C STKUSN STK-C STKUSN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLIN SUBLN	12CA 1354 1ECA 1FD4 29B8 3765 2454 13A8 0939 2603 12454 13A8 0939 2603 12454 13A8 0939 2603 12454 13A8 0939 2603 12454 13CO 30914 05B2 2609 112128 1374 3926 31C59 2210 11C1 2128 1374 30E9 31C59 220F3 220F	E DIT E DIT SYNTAX SYNTAX EXPRN CALC FUNCTS SYNTWO CHANS IO_1 IO_1 GRAPHS E DIT E DIT E DIT E DIT E DIT IO_1 IO_1 IO_1 IO_1 IO_1 IO_1 SUMS FUNCTS SYNTAX E DIT E DIT E DIT E DIT E DIT E DIT E DIT E DIT E DIT SYNTAX E DIT SYNTAX E DIT CALC I NOUT I NOUT I NOUT I NOUT SYNTAX E DIT SYNTAX E DIT SYNTAX
		_1 _1			
P_SEQ Ramno Rand	217E SYN 377F CAL 1 ED4 SYN	ITWO	XEV X_CALC X_T_HL	310D 134E 1363	INQUT EDIT EDIT
RDCH READ RECLEN	11CF EDI 1097 SYN 1720 LIS	NTaX	PROGRAM BLOCK ENTRY: 0000	4000	BYTES

EXTENSION ROM MAP

LINK 1.7

- ----

load Map Module	ORTGIN	LENGTH	
	011011	LENGIN	
XBASIC	0000	0068	
TAPE	0068		
INIT	08E7	0409	
CHNG_VID	ODBO	0193	
PASSINO	0F43	0047	
BS	0 F8A	001E	
GLOBAL	ADDRESS	MODULI	E
AKEY	0844	TAPE	
BLDSCT	09F4	INIT	
CALL_B	0F99	BS	
CHNG_V	0E8E	CHNG_	VID
CLDFIL	0E27	CHNG_\	VID
EXINIT	08E7		
GOTO_B	OF8A		
LOAD	0566	TAPE	
MERGE	06E5	TAPE	
OPDFIL	ODBO		/ID
PASSIN	0F43	PASSIN	1G
RD_BIT	018 9		
RESSCT	0C4C		
R_EDGE	018D		
R_TAPE	OOFC		
SAVE	0851		
SLVM	01AB		
W_BORD	00E5		
W_TAPE	0068	TAPE	
PROGRAM XBA		000 BYTE	S
DISPATCH	1000	0624	THIS MODULE
CL 0.041			D - 1

DISPATCH	1000	0624	THIS MODUL	E IS CO	PIED T	O RAM	6200	(space	reserve	d 6200 -68	B3FH).
GLOBAL	ADDRESS	MODULE	Relocated	to RAM	F9C0-	FFFFH	when	second	Display	File is	used.
BANKE	6499	DISPATCH									
BS_NAX	6315	DISPATCH									
BS_SP	65CE	DISPATCH								ORIGIN	LENGTH
CATLB	65DO	DISPATCH								ontaria	centra
CREATE	66E8	DISPATCH					TABL		FIXTBL	1000	007C
DISPAT	6200	DISPATCH					INDE	ι	TINIDE	1000	0070
GET_CH	644D	DISPATCH							JMPTBL	1EDC	0124
GET NU	645E	DISPATCH							OMPTOL	10.00	0124
GET_ST	6405	DISPATCH					UNUS	FD .		1624	06DC
GETWO	6316	DISPATCH					0003	CV:		1024	0000
GOTO B	6572	DISPATCH								1070	0160
GOTOĒ	6815	DISPATCH								1D7C	0160
INT	62AE	DISPATCH									

LO	C ORU CODE	. Mister	I SOURCE STATEM	ENT		ASM 5.0
						HUR 0.9
		420	+LIST ON +LIST ON			
		422	+INCLUDE NEW_	SYSVARD.	\$	
		423	HERE ARE S	OME NEW	SI STEM VARI	ABLE DEFINITIONS
		425	1			
			STKSZ SADDPT	EQU	200H	
			SDATPT	EQU EQU		ISOUND CHIP ADDR PURT ISOUND CHIP DATA PORT
		429	HS HS_LSN	EQU	40H	
		431	ENA	EQU EQU	HS 20H	
			HS_MSN ABN	EQU	BNA	
			HSP	EOU	OACH AEN	THE REG ADDR
			STALL CMD	EQU	ABN	
		437	STA_G	EQU	OC OH CMD	
			LOWNYP FREE_BYTES	EQU	HC0000	RESET NYBBLE STEERING LOGIC CMD
		440	PRM_OUT	EQU EQU	32 8	
			HOR_SEL BANK	EGU EGU	19	
			UPD_K	EQU	11 02E1H	
		444 445	t 1			
		446	•			
		447 443	GLOBAL GLOBAL	DISPATO	H. INT. NH	I, PUT_WORD, GET_WORD
		445	GLOBAL	. GET_CHL	ink, bank_ei	D_B3_REG, GET_STATUS, GET_NUMBER HABLE, GOTO_BANK, CALL_BANK
		450 451	GLOBAL	XFER_BY	(Tes, Bs_ma) .Bitmap, mon	LBANK, BS_SP
		452				
		453	I DISPATCH (S	VC_CODE:	PASSED ON	STACK)
		455 456		IS A 16	BIT QUANTIT	Y. BIT 15 IS USED AS A JUMP FLAGE IF
		457	I OTHERWISE	IT WILL	ER WILL DO . DO A CALL.	A GOTO_BANK TO THE SPECIFIED ROUTINE, BANK,
			1			
		460	1			
			UMPTEL	EQU EQU	1FFFH 13	
		46.0	LAST_RAM_SVC	EQU	24	
		464 465	1			
6200		446	t			
6200		467 468		ORG	6200H	
6200 6204	PD210000 DD39	4(.≏ 470	DISPATCH	LD	IX. 0	
6206	C 5	471		add Push	IX, SP BC	(IX = SP (RETERME A WORD ON THE STACK)
6207 6200	F3 (5	472 473		PUSH PUSH	AF BC	ISAVE REGS
6209	05	474		PUSH	DE	
620A 620B	E3 DD5E02	475		PUSH LD	HL E. (IX+2)	
620E	DD5603	477		LD	D. (1X+3)	
6211 6212	AF C923	478 479		XOR SLA	A E	
6214	C812	490		RL	D	1DE = 2+DE
6216 6217	17 210000	481 482		RLA LD	HL, LAST_	IA = JUMP FLAG
621A	CB25	493		SLA	L	Ex1200
621C 621E	CB14 A7	484 485		RL AND	H A	*HL = 24HL
621F 6221	ED52 3015	496 497		SEC		1COMPARE HL AND DE 1IF DE <= HL
6223	211300	489		JR LD	HLI LAST	IFDE<=HL RAM_SVC
6226 6228	CB25 CB14	489 490		SLA RL	L H	
622 A	A7	491		AND	A	
622 B 622D	ED52 380F	492 493		SBC JR	HL, DE C, D_HOME	
622F	06FF CD0564	494		LD	B, 255	THERE FOR RAM-BASED SERVICES
6234	06FF	495 496			GET_STATU B. 255	
6236 6238	190A 06FE	497 498		JR	D_SAVE	
623A	OEFE	499		LD LD	8, 254 C, OFEH	HERE FOR EXT. RON BASED SERVICES
6230 623E	1304 06 FF	500 501 I	D_HOME	JR LD	D_SAVE	
6240	0600	502		LD	B. 255 C. O	ISET BANK_ENABLE PARMS FOR HOME
6243	F5 C5	503 t 504	D_SAVE	push push	AF BC	ISAVE JUMP FLAG AND BANK_ENABLE PARMS
6244 6247	21FF1F 37	505 506		LD	HL, JHPTH	CALC. ADDR OF TABLE ENTRY
6248	ED52	507		scf SBC	HL, DE	
624A 624C	06FE CD1663	509 509		LD CALL	Bi 254	
624F	EB	510		EX	OET_HORD DE HL	READ TABLE ENTRY
	C1 F1	511 512		POP	BC AF	DESTORE , MAD EL AD ETC
6252	A7	513		AND	A	RESTORE JUMP FLAG, ETC.
6253 6255	291F DD71FE	514 515		JR LD	Z, D_CALL (IX-2), C	1PUT BANK# AND HOR-SEL ON STACK
6259 6259	DD70FF	516 517		LD	(IX-1), B	
625E	006601	518		LD LD	L; (IX) H; (IX+1)	
6261	007403	519		LD	(IX+3), H	PUT RET ADDR BACK ON STACK

•

6264	007502	520	
6267 626 A	007201 007300	521 522	LD (IX+1), D (SET UP STACK FOR GOTO_BANK LD (IX), E (PUT ADUR ON STACK
6260	EI	523	POP HI SREATORE REGS
624E	D1	524	POP PE
61 6 F	C1	525	POP EC
6.70	F1	526	FOF AF
6271	CD7265	527	CALL GOTO_BANK THERE IF JUMP FLAG NOT SET
6274	DDGEOO	578 DLCALI	
627A	DD6601 E5	529 530	LD H. (1841) SPUT PETLADDR IN PROPER LOC PUSH 14.
e.271	DD6E04	531	LD L. (JX+4)
627E	DD6605	532	LD H, (1x+5)
6281	DD75FE	733	LD (1X-2), L
6284	DD74FF	534	LD (IX-1), H
6287 628A	DD6E06 DD6607	595 536	LD L, (17+6) TPUT PRM_OUT IN PRPER LOC LD H, (1X+7)
6290	DD7500	537	
6290	DD7401	538	LD (IX+1), H
6283	DD7102	539	LD (IX+2), C FPUT BANK #, HS ON STACK
6296	007003	540	
6299 6290	DD7304 DD7205	541 542	LD (IX+4), E (PUT ADDR ON STACY LD (IX+5), D
629F	E1	543	POP HL
62A0	DD7508	544	LD (IX+6), L
62A3	DD7407	545	LD (1X+7), H
62A6	El	546	POP HL TRESTORE REOS
62A7	DI	547	POP DE
62A8 62A9	C1 F1	548 549	POP BC POF AF
62AA	CDD065	550	CALL CALL_BANK THERE IF JUMP FLAG NOT SET
62AD	62	551	RET
		552 +	
		553	
		554 555	IRST 56: HERE TO SERVICE INTERRUPT BY READING KEYROARD
62AE	F5	556 INT	PUSH AF
62AF	E5	557	PUSH HL
62B0	DDE5	558	PUSH IX
62B2	210000	559	LD HL, O
6285 6286	39 D5	560 561	ADD HL, SP PUSH DE
6257	3A1563	562	LD A, (RS_MAX_BANK)
628A	5F	563	
62BB	1600	564	LD D, O
6280	13	565	INC DE
62BE 62BF	13 A7	566 567	INC DE AND A
6200	E052	548	SPC HL, DE
6202	EP	569	EX DE, HL
6203	DD210000	570	LD IX. O
6207	DD19	571	ADD IX, DE
6209 620A	01 DDF9	572	POP DE
6200	CD1E45	573 574	LD SP, 1X CALL SAVE_STATUS
620F	C5	575	PUSH BC
6200	O&FF	576	LD B. OFFR
6202	CD0564	577	CALL GET_STATUS
6205 6207	06FF 79	578 579	LD B, OFFH LD A, C
6208	E&F8	580	AND OF RH
6.2DA	4F	581	LD C-A
62DB	CD9964	582	CALL BANKLENABLE
62DE	C1	583	POP BC
620F 62E2	2A785C 23	584 585	LD HL, (FRAMES) INCH INCREMENT FRAME COUNTER
62E3	227850	586	LD (FRAMES), HL
62E6	70	587	LD A.H
62E7	B 5	588	OR L
62E8	2003 FD3440	589	JR NZALITS
62EA 62ED	F03440 C5	590 591 LIT31	INC (IY-Y+FRAME2) PUSH BC
62EE	D5	592	PUSH DE
62EF	CDE102	593	CALL UPD_K
62F2	Di	594	POP DE
62F3	CI	595 596 PHLAF1	POP BC I JUMP HERE TO POP HL, POP AF, ENABLE INTERRUFTS & RETURN
62F4	00210000	597	LD IX, O
62F8	DD/39	598	ADD IX, SP
62FA	CD4A65	599	CALL RESTORE_STATUS
62FD	DD23	004	INC IX
62FF 6301	DDF9 DDE1	601 602	LD SP, IX POP IX
6303	E1	603	POP IL
6304	F1	604	POP AF
6305	FB	605	El
6306	Co	606	RET
		607 608	HERE TO SERVICE NON-MASKABLE INTERRUPT
		609	IF (NMIADD) = 0 THEN RETURNS STRAIGHT AWAYI
		610	ELSE, JUNPS TO (NHIADD) WITH HL (ON TOP), AF & RETN ADDR ON
		611	T THE STACK.
6307	F5	612 NM1	PUSH AF
6308 6309	ET 2AB050	613 614	PUSH HL LD HL (NHIADD)
6300	70	015	
6300	85	616	OR L
630E	2001	617	JR NZ, LN13 (IF NO USER-SUPPLIED SERVICE ROUTINE
6310	E9	618	JP (HL)

.

6311	E1	619 620	LNI3: PO	₩.		
6312 6313	F1 ED45	621 622	PO	F AF TN		
6315		623 624	t 1			
6910		625 626	PS_MAX_BAN			IS A COPY OF MAX_BANK
		627 629 629	I GET_WOR	LI (ADURI HL)	. BANKERS WORDEHL	.)
6316 6317	F5 05		DET_WORL	PUSH PUSH	AF BC	ISAVE REGS
6318 6319	115 C 015E 6-4	632		PUSH	t€	
6310 6310	F5 50	625		CALL PUSH	GET_NUMBER AF	IGET BANK & OF OWNER OF ALFR
631E	47	636		1.19 L.D	[], Н [], А	
631F 6022	000584 05	637 630		CALL FUSH	GET_STATUS	IGET STATUS OF OWNER
6323 6026	004064 2F	632 640		ር ብር ይ ር ምር	GETLCHUNK	ISET HS FOR GETTING AT ADDR IFUT IN ACTIVE LOW FORMAT
6327 6328	42 4F	641 642		(D (D	8, D C, A	
6329 6320	009964 56	643 644		CALL LD	BANK_ENABLE E; (HL)	IENABLE ADUR IREAD THE WORD
632D 602E	23 56	645 646		INC LD	HL D+ (HL)	
632F 6330	20 E0	647 648		DEC EX	HL DE, HL	
6331 6002	C1 F1	649 650		POP POP	BC AF	
6333 6334	47 CD9064	651 652		LD CALL	B, A Bank_enable	TREENABLE OWNER OF ADDR
6337 6308	D1 C1	653 654		POP	DE DC	IRESTORE REOS
6339 633 8	F1 (9	655 656		POP	AF	
		657	T T			
		659		D (WORD: DE.	ADDRI HL. BANKI	B)
633 8	F5	661	1 PUT_WORD	PUSH	AF	ISAVE REGS
633C 633D	C5 CD5E64	663 664		PUSH	BC GET_NUMBER	IGET BANK # OF OWNER OF ADDR
6340 6341	F5 50	665 666		PUSH	AF D, B	
6342 6343	47 CD0564	667 668			8. A	LOET STATUS OF OWNER
6346 6047	C5 C04D64	669		PUSH	GET_STATUS	
634A	2F	670 671		CALL CPL	GET_CHUNK	ISET HS FOR GETTING AT ADDR IPUT IN ACTIVE LOW FORMAT
634B 634C	42 4F	672 673		LD LD	8, D C, A	
634D 6250	CD9964 73	674 673		CALL LD	BANKLENABLE (HL), E	IENABLE ADDR IWRITE THE WORD
6351 6352	23 72	676 677		INC LD	HL), D	
6353 6354	28 C1	678 679		DEC POP	HL. BC	
6355 6356	F1 CD9964	690 681		PCIP CALL	af Bank_Enable	REENABLE OWNER OF ADDR
6359 635 A	C1 F1	682 683		POP	BC AF	
635 8	C+	684 635 1		RET		
		686 687 (WRITE_BS	REG (REG_A	DUR: D. REG_DATA	* E)
		63 3 639				
635C 635D	F5 C5	690 i 671	RITE_BS_RE	PUSH	af BC	SAVE REGISTERS
635E 635F	E5 62	692 693		PUSH LD	HL H, D	
6360 6362	2E00 3A0000	694 675		LD LD	L; O A; (LOWNYB)	the memory happed addr tsave (deodoh)
6365 6366	F5 7E	696 697		PUSH LD	AF Ai (HL)	ISAVE (HL)
6067 6368	F5 3E07	698 699		FUSH LD	AF A, 7	
636 A 636C	DOF5 DBF6	700 701		OUT IN	(SADDPT), A A, (SDATPT)	ISAVE VALUES OF SOUND REGS 7 AND E
636E 636F	47 3E0E	702 703		LD LD	в. А А. Оен	
6371 6373	D3F5 D9F6	704 705		OUT IN	(SADUPT), A A, (SDATPT)	
6375 6376	4F 3E07	70 6 707		LD LD	C. A A. 7	ISET IOA CHANNEL TO OUTPUT
6378 6378	D3F5 3E40	708 709		OUT LD	(SADDPT), A A. 40H	
637C 637E	D3F6 3E0E	710		OUT LD	(SDATPT), A	
6380 6382	D3F5 AF	712		DUT	(SADDPT). A	
6383 6385	D3F6 3E02	714		OUT	(SDATPT) A	
6387 638 A	3200C0 78	716 717		LD LD	(LOHNYB), A A, E	TRESET NYBBLE STEERING LOGIC
638B 638C	77 CB2F	719 719		LD SRA	(HL), A A	WRITE LSN OF DATA
0.000		117		φn H	~	

53990 53990 53990 53990 53990 53990 53990 53990 53990 5390000000000	CB2F CB2F CB2F CB2F 7 DE07 D3F5 76 D3F6 D3F6 D3F6 F1 77 F1 S200C0 E1 C1 F1 C1 F1 C1	720 721 722 723 724 725 725 725 725 725 725 725 725 725 725		SRA SRA SRA LD LD CUT LD OUT LD OUT LD FOP FOP ROP RET	A A A A, 7 (SADDPT), A A, 7 (SADDPT), A A, 0EH (SDATPT), A A, 0EH (SDATPT), A A, C (SDATPT), A A, C (SDATPT)	(WRITE MSN OF DATA (RESTORE SOUND REGS (RESTORE (HL) (RESTORE (OE000H) (RESTORE REGISTERS) E: RYTELDATA: C)
6340	F.T.	744 745	;	PUSH	AF	SAVE REGISTERS
6 DAE 7 BAE	65 65	744 747		FUSH FUSH	B© HL	
6380 6383	42 200	74⊚ 74≦		են։ 1.10	Н, D L, O	THL = MEMORY MAPPEL ADDR
6382 6386	GAUNCO ED	750 751		LD PUSH	A, (LOWNYE) Af	ISAVE (DECOURT)
6 DP7 6 38 3	7E F5	752 753		LD PUSH	A, (HL) AF	ISAVE (HL)
6.389	3E 07	774		LD	A, 7	
6 2 8 P 6 3 8 D	DOF5 DOF6	755 756		OUT N	(SADDFT), A A, (SDATPT)	ISAVE VALUES OF SUUND REGS 7 AND
638F 6300	47 SE 0E	757 758		10 10	H A A OEH	
6 30 2	DBF6	759 760		OUT 1N	(SADDFT), A A, (SDATPT)	
630.6 6307	4F C5	761 762		LD PUSH	C+ A BC	
6.208	3E07	763		LD	A. 7	ISET IOA CHANNEL TO OUTPUT
6 30 A 6 34 C	1/3F5 SE40	764 765		007 LD	(SADDPT), A A, 40H	
630E 63D0	DIBE OF	760 767		OUT LD	(SDATPT), A A, OEH	
63D2 63D4	DBF5 AF	768 769		OUT XOR	(SADDPT), A	
63D5	DOF6 BEO2	770		OUT LD	(SDATPT), A A, 2	
6.30.9	320000	772		LD	(LOWNYB), A	RESET NYBRLE STEERING LOGIC
6300 6300	7E 毛るいF	773 774			A, (HL) OFH	TREAD LSN OF DATA
630F 63E0	4F 63	775 776		ւր ւր	C4 A H4 E	
63E1 63E2	7E CB27	777 778		LT: SLA	A, (HL) A	READ MSN OF DATA
63E4 63E6	CB27 CB27	770		SLA	A	
6 3E S	CB27	781		SLA SLA	A A	
63EA 63EB	191 197	782 783		OR LII	С Е. А	RETURN BYTE DATA IN E
63E0 63ED	C1 3E07	784 785		POP LD	BC A, 7	RESTORE SOUND REGS
6.3EF 6.3F 1	D3F5 78	784 787		CUT LTI	(SADDPT), A A, H	
63F2 63F4	DGF6 SECE	788 789		007	(SDATFT), A A, OEH	
A OF A	03F5 74	790		OUT	(SADDPT), A	
63F6 63F9	D 3F 6	791 792		LD OUT	A, ((SDATFT), A	
6:3FB 6:3FC	F1 77	793 774		FOF LD	AF (HL), A	RESTORE (HL)
630° D 630° E	F1 320000	795 797		FOP Lite	AF (LÚWNYEO), A	(RESTORE (DEDOOH)
6401 6402	E1	797 795		FUR	HL	RESTORE REGISTERS
6403	C1 F1	799		POP	ÐC AF	
€4 ()4	C ()	800 801 802 803 803 804 805	2 5			HORIZONTAL_SELECT: ()
6405 6406	F5 D5	804 807	OET_STATUS	PUSH FUSH	AF DE	SAVE SAVE REGS
6407 6408	78 FEFE	605 606		LD CP	A, B OFEH	
6404 6400	282E FEFF	810 811		UR CP	Z, GS_EXT OFFH	LIF BANK' = 254
640E 6410	2811) A7	812 813		JIR AND	2. GS_HOME	(IF BAN) = 255
6411	291F	814		JR:	Z OSLDOCK	TIF BANK = 0
6413 6415	1680 58	815 816		ւր Լր	D, BNA E. B	THERE IF EXP. BANK
6416 6419 6419	CD5C63 1640 1E90	817 818 819		CALL LD LD	WRITE_BS_REG D, HS_LSN E, HS_MSN	

E

6411		820	CALL	READ_PS_REG	READ HS
6421	-	821 822	LD	A, E	
6422		823	CPL LD	C, A	
64:3		824	10	D, STA_L	
6425		825	LD	E. STA_0	
6427		£26	CALL	READ_BS_REO	IREAD STATUS NYBBLES
6424		827	LD	B, E	
6428		828	JR	OS_EXIT	
6420 6430		829 OS_HOME 830	LD	BC, O	FRETURN O FOR HOME BANK STATUS
6432		831 GS_DOCK	JR TN	OS_EXIT	
6434		832	IN CPL	A. (DKHSPT)	FRETURN DOCK BANK STATUS
6435		833	LD	P , A	
6436		634	LD	C, 0	
6436		835	JR	OS_EXIT	
643A 6430		836 OSLEXT	IN	A. (HREXPT)	
6436	E&80 25	837 836	AND	BOH	ICLEAR ALL BITS EXCEPT BIT 7
643F	07	834	CPL RLCA		
6440		840		8. A	PUT ACTIVE LOW BIT IN BIT ZERO
6441	DEF 4	841	IN	A, (EKHSFT)	
6443	2F	842	CFL		
6444	Eéru	84 3	ANI	1	
6446	47	£44	0K	P	
6447 6448	OE OO	545 544	1.0	H. A	
644A	I I	647 GS_EX11	L D FOF	С, () ЦЕ	TRESTORE D. C
644B	Fl	640	FOR	AF	The STORE DI C
6440	6.9	:: :4 %	KE1		
		850 :			
		851 ;			
		052 I OFTLO	ILINE CADERS H	LE MAERIE AR	
		353 I			
.440	65	354 1 555 GETLCHUNE	EUSH	6C	
44E	70	956	LD	80 A. H	TAVE B
4.14F	0605	957	60	P. D P. D	CHUNE NUMBER = HIGH 3 BITS OF F H SO SHIFT H RIGHT 5 BITS
6451	0.9.3F	959 GC_SHIFT	SAL	A	t o to built a stort 5 bits
6453	10FC	359	DUNZ	GC_SHIFT	
6455	30	960	INC	A	CHEATE MASK BY ROLLING A 1
5456 5457	47 AF	961	LD	P. A	I LEFT CHUNK NUMBER+1 TIMES.
4478	37	362 863	XOR	A	I THE I COMES FROM THE CARRY
6459	17	364 GC_ROLL	SCF RLA		I FLAG
64 5A	i∉D	865	DUNZ	OC_ROLL	
645C	C1	366	POP	BC	RESTORE B
645D	(•)	967	RET		
		868 1			
		869 I 870 I GET_BA		DRI HLI BANK_NUM	
		OVV I UEILEN		URI HLI BANK_MUP	
		971 1 372 1			
645E	್	971 1		вс	
645F	DS	971 1 972 1 873 get_numbei 874	r Push Push		I SAVE REOS
645F 6460	DS CD4064	871 1 872 1 873 Get_NUMBE 874 875	r Push Push Call	BC DE GET_CHUNK	
645F 6460 6463	DS CD4064 4F	971 1 972 1 873 Get_Number 874 975 976	R PUSH PUSH CALL LD	BC DE GET_CHUNK C+ A	I SAVE REGS
645F 6460 6463 6464	D5 CD4D64 4F BA1563	971 1 972 1 973 Get_NUMBE 874 975 376 977	R PLISH PUSH CALL LD LD	BC DE Get_Chunk C, A A, (Bs_max_ban	
645F 6460 6463	DS CD4D64 4F 3A1563 A7	071 1 972 1 873 Get_Number 874 875 875 876 877 873	R PUSH PUSH CALL LD LD AND	BC DE GET_CHUNK C: A A; (BS_MAX_BAN A	FRAVE REQS
645F 6460 6463 6464 6467	D5 CD4D64 4F BA1563	971 1 972 1 973 Get_NUMBE 874 975 376 977	R PIJSH PUSH CALL LD LD AND JR	BC DE Get_chung C A A (BS_max_ban A Z ON_RD_DOCK	I SAVE REGS
545F 5450 5463 5464 5457 5458 5458 5458 5458	D5 CD4D64 4F 3A1563 A7 280A 47 58	871 1 872 1 873 Cet_NUMBE 874 875 876 877 877 873 879 879	R PUSH PUSH CALL LD LD AND	BC DE GET_CHUNK C: A A; (BS_MAX_BAN A	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS
545F 5450 5463 5464 5457 5458 5458 5458 5458 5450	D5 CD4064 4F RA1563 A7 280A 47 53 CD0564	971 1 972 1 973 GET_NUMBE 974 975 976 977 973 979 990 890 891 GN_CHECK 982	R PUSH PUSH CALL LD LD JR LD	BC DE Get_Chunk C. A A. (BS_MAX_BAN A Z. ON_RD_DOCK B. A	FRAVE REQS
545F 5450 5463 5464 5468 5458 5458 5458 5458 5458	D5 C D4D64 4F SA1563 A7 280A 47 58 C D0564 A1	971 1 972 1 973 GET_NUMBE 974 975 976 977 973 979 990 881 GN_CHECK 982 683	R PUSH PUSH LD LD JR LD LD CALL AND	BC DE CET_CHUNK C.A A.(BS_MAX_BAN A Z.ON_RD_DOCK B.A E.B GET_STATUS C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS
645F 6460 6463 6464 6468 6468 6468 6468 6465 6465	D5 C D4D64 4F 3A1563 A7 280A 47 53 C D0564 A1 2823	971 1 972 1 973 GET_NUMBE 974 975 976 977 973 890 890 890 890 891 GN_CHECK 982 883 884	R PUSH PUSH CALL LD LD AND JR LD LD CALL AND JR	BC DE Get_Chunk C. A A, (BS_MAX_BAN A Z. ON_RD_DOCK B. A E. B Get_Status C, ON_EXP	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS
545F 5450 5463 5464 5468 5458 5458 5458 5458 5458	D5 C D4D64 4F SA1563 A7 280A 47 58 C D0564 A1	971 1 972 1 973 CET_NUMPEL 974 975 3 976 977 973 5 879 990 5 881 CN_CHECK 982 6 83 894 685	R PLISH PUSH LD LD LD JR LD LD LD CALL AND JR JR JR DJNZ	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A.ON_RD_DOCK B.A E.B GET_STATUS C C.J.ON_EXP GN_CHECK	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP
645F 6460 6463 6464 6468 6468 6468 6468 6466 6465 6465	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 DBF4 2F	971 1 972 1 973 GET_NUMRE 974 975 3 976 973 979 979 979 979 979 990 981 0N_CHECK 982 683 884 885	R PLISH PUSH LD LD LD JR LD LD CALL AND JR JR DJNZ	BC DE Get_Chunk C. A A, (BS_MAX_BAN A Z. ON_RD_DOCK B. A E. B Get_Status C, ON_EXP	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS
645F 6460 6463 6464 6467 6468 6468 6468 6465 6470 6472 6472 6474 6477	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 DBF4 2F A1	071 1 372 1 373 GET_NUMRE 874 375 877 376 877 873 879 890 881 GN_CHECK 982 683 884 684 887 984 888 GN_RD_DOCK 886 68	R PLISH PUSH LD LD LD JR LD CALL AND JR JR JR JR JR JR JR JR JR JR JR JR JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A.ON_RD_DOCK B.A E.B GET_STATUS C C.J.ON_EXP GN_CHECK	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP
645FU 64563 6464 64657 64668 64668 64667 6470 64772 64774 64775	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 UDF4 2F A1 2918	971 1 972 1 973 GET_NUMBEL 874 975 876 977 977 978 890 881 681 GN_CHECK 982 884 885 687 888 687 889 889	R PUSH PUSH LD LD LD LD LD LD CALL AND JR DJNZ CIN CPL JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A Z.ON_RD_DOCK B.A E.B GET_STATUS C Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_DOCK	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK
645F 6460 6460 6467 6468 6468 6468 6468 6467 6472 6472 6477 6477 6477 6477 6477	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 D8F4 2F A1 2918 (0D	971 1 972 1 973 GET_NUMBEL 975 975 976 977 973 979 800 881 874 GN_CHECK 982 683 884 GN_RD_DOCH 887 886 889 890	R PLISH PUSH LD LD LD JR LD LD CALL AND JR DJNZ C IN CPL AND JR DJNZ C IN DJNZ C IN DJNZ C DL DEC	BC DE GET_CHUNK C. A A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN B. A E. B GET_STATUS C C. ON_EXP GN_CHECK A. (DKHSPT) C Z. GN_DOCK C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP
645FU 64563 6464 64657 64668 64668 64667 6470 64772 64774 64775	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 UDF4 2F A1 2918	871 1 872 1 873 GET_NUMBEL 874 875 876 877 877 873 878 GN_CHECK 981 GN_CHECK 982 683 884 685 887 888 889 889	R PLISH PUSH CALL LD LD UR UR LD CALL AND JR DUNZ CALL AND JR UR JR UR JR UR JR JR JR JR JR JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C.ON_RD_DOCK GN_CHECK A.(DKHSPT) C Z.GN_DOCK C J.GN_DOCK C NZ.GN_HOME	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.
6450 6450 6463 6464 6467 6468 6468 6468 6468 6472 6472 6476 6477 6478	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 DBF4 2F A1 2918 CD 2918 CD 2911	871 1 872 1 873 GET_NUMBEL 874 975 876 877 877 890 881 GN_CHECK 982 833 884 683 885 GN_RD_DOCK 889 889 889 887 889 887 889 887 889 887 889 887 889 887 889 887 889 890 891 891	R PUSH PUSH LD LD LD LD LD LD LD CALL AND JR DUNZ IN CPL JR DEC JR JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A Z.ON_RD_DOCK B.A E.B GET_STATUS C Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_DOCK C NZ.GN_HOME A.(HREAPT)	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK
6456 64563 6464 6464 6466 6466 6466 6472 6476 6472 6477 6477	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 DBF4 2F A1 2918 CD11 DBFF E680 57	871 1 872 1 873 GET_NUMBEL 874 975 876 877 877 878 881 GN_CHECK 982 883 884 683 885 GN_RD_DOCK 889 892 891 893 884 887 885 689 891 891 892 893 893 894 895 897 896 897 897 893 891 893 892 893 893 894 895 897 898 897 897 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 </td <td>R PLISH PUSH CALL LD LD UR UR LD CALL AND JR DUNZ CALL AND JR UR JR UR JR UR JR JR JR JR JR JR</td> <td>BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C.ON_RD_DOCK GN_CHECK A.(DKHSPT) C Z.GN_DOCK C J.GN_DOCK C NZ.GN_HOME</td> <td>ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.</td>	R PLISH PUSH CALL LD LD UR UR LD CALL AND JR DUNZ CALL AND JR UR JR UR JR UR JR JR JR JR JR JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C.ON_RD_DOCK GN_CHECK A.(DKHSPT) C Z.GN_DOCK C J.GN_DOCK C NZ.GN_HOME	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.
64564 64664 64667 64667 64667 64670 64776 64776 64776 64777 64777 64777 64778 64778 64778 64778 64778 64778 64778 6482	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 DBF4 2918 0D 2011 DBFF E680 57 DBF4	871 1 872 1 873 GET_NUMBEL 874 875 877 877 873 GN_CHECK 982 683 684 685 885 GN_CHECK 986 684 887 685 886 GN_RD_DOCH 887 889 889 891 892 893 893 894 885 885 887 885 889 890 891 892 893 894 895 895	R PUSH PUSH LD LD LD JR LD CAND JR DJNZ IN JR DUNZ IN JR DEC JR DEC JN JN LD JR DEC JN JN LD JN JN	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A Z.ON_RD_DOCK B.A E.B GET_STATUS C Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_HOME A.(HREXPT) BOH D.A A.(DKHSPT)	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.
64563 44667 44647 44647 44647 44647 44647 4477 4477 4477 4477 4477 4478 4477 4478 4478 4478 4478 4484 54477 54477 54478 54478 54478 5424	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2923 10F7 UBF4 2F A1 2918 0D 2011 UBFF E680 57 DBFF E680	871 1 872 1 873 GET_NUMBEL 874 875 877 878 877 879 880 GN_CHECK 982 883 884 GN_RD_DOCK 887 889 889 891 891 892 893 894 894 897 898 899 899 891 893 894 895 895 895 894 895 895 895 895 895 895 895 895	R PUSH PUSH CALL LD LD LD LD LD LD LD CALL AND JR LD JR IN AND LD IN AND LD N AND LD N AND AND AND	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C.ON_RD_DOCK GN_CHECK A.(DKHSPT) C Z.GN_DOCK C J.GN_DOCK C A.(HREXPT) BOH D.A	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.
64563 64663 6464 64664 6466 6466 6467 6476 6476	D5 CD4D64 4F 3A1563 A7 280A 47 33 CD0564 A1 2923 10F7 DBF4 25 A1 2918 CD11 DBFF E680 57 DBF4 E601 OF	871 1 872 1 873 GET_NUMBEL 874 975 876 877 877 878 881 GN_CHECK 982 833 884 GN_RD_DOCK 887 884 889 887 889 889 891 887 884 689 895 891 892 893 894 885 885 689 890 891 892 893 894 895 895 894 895 894 895 897	R PLISH PUSH CALL LD LD LD UR LD CALL AND JR DUNZ IN JR DUNZ IN AND JR DEC JR IN AND LD IN AND RCA	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C. C. C. C. C. C. C. C. C. C.	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT.
64563 44667 44647 44647 44647 44647 44647 4477 4477 4477 4477 4477 4478 4477 4478 4478 4478 4478 4484 54477 54477 54478 54478 54478 5424	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10677 UBF4 2918 40 2918 40 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2011	871 1 872 1 873 GET_NUMBEL 874 875 876 877 878 6N_CHECK 982 683 884 6N_RD_DOCH 887 886 889 889 889 889 889 891 892 893 893 894 889 889 889 899 891 892 893 894 895 894 897 893 894 897 895 894 897 898	R PUSH PUSH LD LD LD LD LD LD LD LD LD LD CAND JR DUNZ IN LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A Z.ON_RD_DOCK B.A E.B GET_STATUS C Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_DOCK C NZ.GN_HOME A.(DKHSPT) 1 D	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK
64563 4467 64467 64467 64467 64467 64477 64778 64778 64778 64778 64778 64778 64778 64778 64778 64778 64788 64788 648888 648888 648888 648888 648888 648888 648888 648888 648888 6488888 648888 648888 648888 648888 6488888 6488888 6488888 64888888 64888888 6488888888	D5 CD4D64 4F 3A1563 A7 280A 47 33 CD0564 A1 2923 10F7 DBF4 25 A1 2918 CD11 DBFF E680 57 DBF4 E601 OF	871 1 872 1 873 GET_NUMBEL 874 975 876 877 877 878 881 GN_CHECK 982 833 884 GN_RD_DOCK 887 884 889 887 889 889 891 887 884 689 895 891 892 893 894 885 885 689 890 891 892 893 894 895 895 894 895 894 895 897	R PLISH PUSH CALL LD LD LD UR LD CALL AND JR DUNZ IN JR DUNZ IN AND JR DEC JR IN AND LD IN AND RCA	BC DE GET_CHUNK C. A A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN B. A E. B GET_STATUS C C. GN_EXP GN_CHECK A. (DKHSPT) C Z. GN_DOCK C NZ. GN_HOME A. (DKHSPT) 1 D Z. ON_HOME	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK
64564 64467 64467 64467 64467 64467 6477 64776 74 64777 8488 644777 8488 644777 8488 644777 8488 644888 644888 644888 6448888 64488 644888 644888 644888 644888 644888 6448888 6448888 644888 6448888 64488888 6448888 6448888888 64488888888	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 CD0564 A1 2918 0D 2011 DBFF E680 57 DBFF E680 57 DBFF E6401 0F 42 2804 38FE 1808	871 1 372 1 373 GET_NUMBEL 875 376 977 973 979 800 881 GN_CHECK 982 683 884 685 886 GN_RD_DOCH 887 888 889 889 889 891 892 893 893 894 889 889 889 899 891 892 893 894 895 894 897 893 898 899 899 890 894 895 895 894 897 898 899 899 890 899 890 899 899 890 899 890 899 890 899 890 891 899 892 899 893 </td <td>R PLISH PUSH CALL LD LD LD LD LD CALL AND JR CALL AND JR CALL AND JR LD LD LN LD LN LD LN LD LN LD LN LD LN LD LN LD JR LD JR LD JR LD JR LD JR LD JR LD LD LD LD LD LD LD LD LD LD LD LD LD</td> <td>BC DE GET_CHUNK C. A A, (BS_MAX_BAN A Z. ON_RD_DOCK B. A GET_STATUS C Z. ON_EXP GN_CHECK A, (DKHSPT) C Z. GN_HOME A, (DKHSPT) 1 D Z. GN_HOME A, OFEH GN_EXIT</td> <td>ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK</td>	R PLISH PUSH CALL LD LD LD LD LD CALL AND JR CALL AND JR CALL AND JR LD LD LN LD LN LD LN LD LN LD LN LD LN LD LN LD JR LD JR LD JR LD JR LD JR LD JR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C. A A, (BS_MAX_BAN A Z. ON_RD_DOCK B. A GET_STATUS C Z. ON_EXP GN_CHECK A, (DKHSPT) C Z. GN_HOME A, (DKHSPT) 1 D Z. GN_HOME A, OFEH GN_EXIT	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK
645464784454477844477844444888444488844444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 297 UBF4 25 A1 2918 00 2011 UBFF 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBF4 E691 0F A2 2804 3EFF 1808 3EFF	871 1 872 1 873 GET_NUMBEL 874 875 877 878 877 878 878 GN_CHECK 982 683 884 68-2 887 884 888 68-2 889 889 889 891 891 892 893 894 894 895 895 894 897 898 898 899 899 896 899 896 899 899 900 901 902 GN_HOME LD	R PLISH PUSH CALL LD LD LD LD LD LD LD CALL AND JR LD JR JR JR JR JR LD JR JR LD JR JR LD JR JR LD JR JR LD JR JR LD JR JR JR JR JR JR JR JR JR JR JR JR JR	BC DE GET_CHUNK C. A A. (BS_MAX_BAN A. (DS_MAX_BAN A. ON_RD_DOCK B. A E. B GET_STATUS C. CN_EXP GN_CHECK A. (DKHSPT) C Z. GN_HOME A. (DKHSPT) 1 D Z. (DM_KOM A. (DKHSPT) 2 (DM_KOM A. (DKHSPT) 2 (DM_KOM A. (DKHSPT) 2 (DM_KOM A. (DKHSPT) (DM_KOM A. (DKHSPT) (DM_KOM A	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK
64564 56034 56034 56034 56455 56555 56555 56555 56555 56555 565555 565555 565555 565555 5655555 56555555	D5 CD4D64 4F 3A1563 A7 280A 47 33 CD0564 A1 2923 10F7 DBF4 27 A1 2918 00 1 2918 00 1 2911 DBFF E680 57 DBF4 E601 0 6 F A2 2804 3EFE 1608 3EFF 1804	871 1 872 1 873 GET_NUMBEL 874 975 876 877 973 890 881 GN_CHECK 982 883 884 GN_RD_DOCK 987 890 884 683 885 684 887 890 888 687 898 899 890 891 891 892 892 893 894 895 895 897 896 897 897 898 899 890 991 895 894 897 897 898 899 899 900 901 902 GN_HOME LD	R PLISH PUSH CALL LD LD LD UR LD CALL AND JR DENZ IN JR DEC JR IN AND LD IN AND RCA AND JR LD JR JR JR JR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A A.(BS_MAX_BAN A C.ON_RD_DOCK B.A C.Z.ON_EXP GN_CHECK A.(DKHSPT) C C.GN_DOCK C.NZ.GN_HOME A.(HREXPT) BOH D.A A.(DKHSPT) 1 D C.GN_HOME A.(DKHSPT) 1 D C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C.(CN_HOME A.(DKHSPT) 1 C C C.(CN_HOME A.(DKHSPT) C C C C C C C C C C C C C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK INOT IN EXT. BANK BANK, SO RETURN 255
64564 6446578 6446578 644687024 644680 644680 6447778 644778 644778 644780 78 6448888 6448888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 64488888 64488888 64488888 644888888 64488888888	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 CD0564 A1 2918 0D 2918 0D 2918 0D 2011 DBFF E680 57 DBF4 E6401 0F 42 2804 3EFF 1808 3EFF 1808	971 1 972 1 973 GET_NUMBEL 975 976 977 973 979 980 881 GN_CHECK 982 683 884 685 887 886 989 890 891 892 892 893 894 887 889 889 899 890 891 892 892 893 894 895 895 896 897 898 899 899 900 901 902 GN_HOME LD 903 904 904 GN_DOCK	R PLISH PUSH CALL LD LD LD LD LD LD CALL AND JR DUNZ IN AND JR LD LD UN CPL AND UR LD IN AND LD LD LD UR LD LD UR LD LD JR AND JR LD LD JR AND JR CPL AND JR CPL AND JR CPL AND JR CPL AND JR CPL AND JR CPL AND JR CPL AND JR CPL AND JR CPL CALL CALL CALL CALL CALL CALL CALL	BC DE GET_CHUNK C. A A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN B, A C, ON_RD_DOCK C, ON_EXP GN_CHECK A, (DKHSPT) C C, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, OFEH GN_EXIT A (IN HOM GN_EXIT A	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254
64545478488647844778488844448864444488647844788884478447	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2923 10F7 UBF4 27 A1 2918 00 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2804 325FE 1800 201	871 1 872 1 873 GET_NUMBEL 874 875 876 877 873 SET_NUMBEL 875 876 877 878 878 GN_CHECK 982 683 884 GN_RD_DOCH 887 888 888 GN_RD_DOCH 897 898 899 890 891 892 893 894 895 898 896 897 897 898 899 900 901 902 900 901 902 GN_HOME LD 903 904 904 6N_DOCK 905 905	R PUSH PUSH CALL LD LD LD LD LD LD LD LD CALL AND JR UN IN AND LD LD UN IN AND LD LD UR UR LD UR UR UR UR UR UR UR UR UR UR UR UR UR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN B.A E.B GET_STATUS C.C C.ON_EXP GN_CHECK A.(DKHSPT) C. Z.GN_DOCK C. NZ.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. GN_EXIT A.(DKHSPT) C. C. C. C. C. C. C. C. C. C.	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK
64564 6446578 6446578 644687024 644680 644680 6447778 644778 644778 644780 78 6448888 6448888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 644888 64488888 64488888 64488888 644888888 64488888888	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2913 10F7 DBF4 27 DBF4 2818 00 2011 DBFF 2011 DBFF E680 57 DBF4 2011 DBFF E680 57 DBF4 201 2011 DBFF E680 37 7 DBF4 26 27 1804 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 38 57 7 57 7	871 1 872 1 873 GET_NUMBEL 874 875 877 878 877 878 878 GN_CHECK 982 683 884 GN_CHECK 982 683 884 GN_RD_DOCK 887 890 890 891 891 892 892 893 894 895 895 894 897 896 897 898 899 900 901 902 902 GN_HOME LD 903 904 905 GN_DOCK 905 905 906 GN_EXP	R PUSH PUSH CALL LD LD UR LD LD UR UR UR UR UR UR UR UR UR UR UR UR UR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A C.ON_RD_DOCK B.A E.B GET_STATUS C.Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_DOCK C.NZ.GN_HOME A.(HREXPT) BOH D.A A.(DKHSPT) 1 D Z.GN_HOME A.(DKHSPT) 1 D C. Z.GN_HOME A.(DKHSPT) 1 D C. J.GN_HOME A.(DKHSPT) 1 J. J. J. J. J. J. J. J. J. J.	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER
64563 446578 446578 446578 446578 4468778 447778 447778 447778 447778 447778 4488 448888 44888 4	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2923 10F7 UBF4 27 A1 2918 00 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2804 325FE 1800 201	871 1 872 1 873 GET_NUMBEL 874 875 876 877 873 SET_NUMBEL 875 876 877 878 878 GN_CHECK 982 683 884 GN_RD_DOCH 887 888 888 GN_RD_DOCH 897 898 899 890 891 892 893 894 895 898 896 897 897 898 899 900 901 902 900 901 902 GN_HOME LD 903 904 904 6N_DOCK 905 905	R PLISH PUSH CALL LD LD LD LD CALL AND JR CALL AND JR CALL AND JR CPL AND JR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNF C. A A, (BS_MAX_BAN A Z, ON_RD_DOCK B, A C, ON_EXP GN_CHECK A, (DKHSPT) C Z, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C C, GN_HOME A, (DKHSPT) 1 D C C C C C C C C C C C C C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCY IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK
64564788857888578447778824678885023356478885788856444477788888888889993356444444444444444444444444444444444	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 CD0564 A1 2923 DBF4 27 DBF4 2816 CD 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 E680 57 DBF5 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	971 1 972 1 973 GET_NUMBEL 975 976 977 973 979 900 881 GN_CHECK 982 683 884 685 887 886 889 890 891 892 892 893 894 887 889 899 890 891 892 893 894 895 895 894 897 898 899 890 901 901 902 GN_HOME LD 903 904 904 GN_DOCK 905 904 905 GN_EXP 907 GALEXIT	R PUSH PUSH CALL LD LD UR LD LD UR UR UR UR UR UR UR UR UR UR UR UR UR	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A C.ON_RD_DOCK B.A E.B GET_STATUS C.Z.ON_EXP GN_CHECK A.(DKHSPT) C Z.GN_DOCK C.NZ.GN_HOME A.(HREXPT) BOH D.A A.(DKHSPT) 1 D Z.GN_HOME A.(DKHSPT) 1 D C. Z.GN_HOME A.(DKHSPT) 1 D C. J.GN_HOME A.(DKHSPT) 1 J. J. J. J. J. J. J. J. J. J.	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER
6454564784877848888444444444444444444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 0D 2011 UBFF 2011 UBFF E680 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF6 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 57 DBF7 20 20 11 DBF7 20 20 11 DBF7 20 20 20 20 20 20 20 20 20 20 20 20 20	971 1 972 1 973 GET_NUMBEL 975 976 977 973 979 980 881 GN_CHECK 982 683 884 685 887 886 887 889 889 891 892 893 894 887 889 899 890 891 892 893 894 895 895 894 897 898 899 890 901 901 902 GN_HOME LD 903 904 904 GN_DOCK 905 904 904 GN_EXIT 908 909 907 GN_EXIT	R PUSH PUSH CALL LD LD LD LD LD LD LD CALL AND JR UN IN AND JR LD IN AND JR LD IN AND JR LD IN AND JR LD JR LD JR LD JR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNF C. A A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN B, A C, ON_RD_DOCK C, ON_EXP GN_CHECK A, (DKHSPT) C C, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C C C C C C C C C C C C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER
6454564784877848888444444444444444444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 0D 2011 UBFF 2318 0D 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2804 3EFF 1800 3EFF 1800 73 D1 C1	871 1 872 1 873 GET_NUMBEL 874 875 877 878 877 878 878 GN_CHECK 982 883 884 GN_RD_DOCK 887 888 888 887 889 889 889 891 892 893 893 894 895 899 896 897 897 898 899 900 901 902 GN_HOME LD 903 904 GN_DOCK 905 904 904 GN_DOCK 905 906 906 1 907 GN_EXT 908 909 909 1 909 1 909 1 909 1 909 1 909 1 901 1	R PUSH PUSH CALL LD LD LD LD LD LD LD LD LD UR UR UR UR UR LD LD IN AND AND LD IN AND RRCA AND UR LD UR UR LD UR LD UR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN GET_STATUS C. Z.ON_EXP GN_CHECK A.(DKHSPT) C. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. GN_EXIT A. B. DE BC BC	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS
6454564784877848888444444444444444444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 0D 2011 UBFF 2318 0D 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2804 3EFF 1800 3EFF 1800 73 D1 C1	871 1 872 1 873 GET_NUMBEL 874 975 876 977 973 SE79 890 S81 S81 GN_CHECK 982 S83 884 GN_RD_DOCK 987 S90 890 S84 987 S93 898 S91 899 S93 894 S95 895 S97 896 S97 897 S93 394 S95 896 S97 897 S93 394 S95 896 S97 897 S93 900 S91 902 GN_HOME LD 903 S94 904 GN_DOLK 905 S96 904 GN_EXP 905 S91 906 S91 907 S93 908 S90 9	R PUSH PUSH CALL LD LD LD LD LD LD LD LD LD UR UR UR UR UR LD LD IN AND AND LD IN AND RRCA AND UR LD UR UR LD UR LD UR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNF C. A A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN B, A C, ON_RD_DOCK C, ON_EXP GN_CHECK A, (DKHSPT) C C, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C, GN_HOME A, (DKHSPT) 1 D C C C C C C C C C C C C C	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS
64646666666666666666666666666666666666	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 0D 2011 UBFF 2318 0D 2011 UBFF E680 57 DBFF E680 57 DBFF E680 57 DBFF E680 57 2804 3EFF 1800 3EFF 1800 73 D1 C1	871 1 872 1 873 GET_NUMBEL 874 875 877 878 877 878 878 GN_CHECK 982 883 884 GN_RD_DOCK 887 888 888 887 889 889 889 891 892 893 893 894 895 899 896 897 897 898 899 900 901 902 GN_HOME LD 903 904 GN_DOCK 905 904 904 GN_DOCK 905 906 906 1 907 GN_EXT 908 909 909 1 909 1 909 1 909 1 909 1 909 1 901 1	R PUSH PUSH CALL LD LD LD LD LD LD LD LD LD UR UR UR UR UR LD LD IN AND AND LD IN AND RRCA AND UR LD UR UR LD UR LD UR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C.A A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN A.(BS_MAX_BAN GET_STATUS C. Z.ON_EXP GN_CHECK A.(DKHSPT) C. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. Z.GN_HOME A.(DKHSPT) 1 D. GN_EXIT A. B. DE BC BC	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS
64545789 4465789 4465789 4465789 4465789 4465789 4477789 4477789 44444488889 44498999 2015 5678 64998 64998 64998 64998 64998 64998 64998 64998 64998 64998	D5 CD4D64 4F 3A1563 A7 280A 47 33 CD0564 A1 2923 10F7 D8F4 27 41 2918 00 1 2918 00 1 2918 00 1 2011 D8FF 2800 357 D8F4 2804 36FE 1804 AF 1801 73 D1 C1 C9	871 1 372 1 373 GET_NUMBEL 875 376 977 378 978 879 879 880 881 GN_CHECK 982 683 884 GN_RD_DOCH 887 886 888 697 890 891 891 892 892 893 894 897 898 899 900 901 901 902 903 904 904 GN_DOCK 905 906 901 902 904 GN_DOCK 905 906 907 GN_EXIT 908 910 910 1 911 1 912 1 913 1 913 1 914 1 915 804 917 1 <td>R PUSH PUSH CALL LD LD LD LD LD CALL AND JR DUNZ IN CPL AND UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR UR UR UR UR UR UR UR UR UR UR UR</td> <td>BC DE GET_CHUNK C. A A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN B, A C, ON_RD_DOCK C, ON_EXP GN_CHECK A, (DKHSPT) C C, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D C, GN_EXIT A GN_</td> <td>ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS</td>	R PUSH PUSH CALL LD LD LD LD LD CALL AND JR DUNZ IN CPL AND UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR LD UR UR UR UR UR UR UR UR UR UR UR UR UR	BC DE GET_CHUNK C. A A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN A, (BS_MAX_BAN B, A C, ON_RD_DOCK C, ON_EXP GN_CHECK A, (DKHSPT) C C, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D Z, GN_HOME A, (DKHSPT) 1 D C, GN_EXIT A GN_	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCH IIF CHUNK > 1, THEN CAN'T BE IN EXT. IF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK INOT IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHUNK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS
6454564784877848888444444444444444444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 00 2011 DBFF 2804 32FF 1800 32FF 1804 4F 1801 73 D1 73 D1 C1 C2 9	071 1 972 1 973 GET_NUMBEL 874 975 977 973 979 800 881 GN_CHECK 982 683 884 GN_RD_DOCH 887 888 888 691 892 593 894 897 895 896 897 898 899 890 991 992 593 894 895 899 900 901 902 GN_HOME LD 903 904 904 GN_DOCK 905 904 904 GN_EXIT 908 909 901 1 903 904 904 1 911 1 912 BANK_ENABLI 913 1 914 1 915 BANK_ENABLI	R PUSH PUSH CALL LD LD LD LD LD LD LD LD LD CALL AND JR DUNZ IN AND JR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C. A A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN C. ON_RD_DOCK C. ON_EXP GN_CHECK A. (DKHSPT) C C. ON_HOME A. (DKHSPT) C C. ON_HOME A. (DKHSPT) 1 D C. ON_HOME A. (DKHSPT) A. (DKHSPT)	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK IIF CHUNK > 1, THEN CAN'T BE IN EXT. IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHURK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS ECTI C)
6464564789805F024657844444444444444444444444444444444444	D5 CD4D64 4F 3A1563 A7 280A 47 53 CD0564 A1 2923 10F7 D8F4 26 41 2918 00 2011 D8F4 2011 D8FF E680 57 D8F4 2601 0F A2 2804 38FF 1800 38FF 1800 38FF 1800 38FF 1800 173 D1 C1 C9	971 1 972 1 973 GET_NUMBEL 874 975 977 973 977 973 979 990 981 GN_CHECK 982 683 984 685 987 890 888 GN_RD_DOCK 989 890 891 892 892 893 894 895 895 894 897 893 897 894 897 895 898 899 900 901 902 GN_HOME LD 903 904 904 GN_DOCK 905 909 900 901 904 GN_DOCK 905 909 904 GN_DOCK 905 909 904 1 915 BANK_ENABLI 915 BANK_ENABLI 915 BANK_ENABL	R PUSH PUSH CALL LD LD LD LD LD LD LD LD CALL AND JR DUNZ IN CALL AND JR DUNZ IN DUNZ	BC DE GET_CHUNK C. A A, (BS_MAX_BAN A ON_RD_DOCK B. A E. B GET_STATUS C Z. ON_EXP GN_CHECK A. (DKHSPT) C Z. GN_HOME A. (HREXPT) BOH D. A A. (DKHSPT) 1 D Z. GN_HOME A. (DKHSPT) 1 D C . GN_HOME A. (DKHSPT) 1 D C . GN_HOME A. (DKHSPT) 1 D C . GN_HOME A. (DKHSPT) 1 D C . GN_HOME A. (DKHSPT) 1 D C . GN_EXIT A. B DE BC DE BC DE	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK IIF CHUNK > 1, THEN CAN'T BE IN EXT. IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHURK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS ECTI C)
6454564784877848888444444444444444444444	D5 CD4D64 4F 3A1563 A7 2200A 47 53 CD0564 A1 2918 CD0564 A1 2918 00 2011 DBFF 2804 32FF 1800 32FF 1804 4F 1801 73 D1 73 D1 C1 C2 9	071 1 972 1 973 GET_NUMBEL 874 975 977 973 979 800 881 GN_CHECK 982 683 884 GN_RD_DOCH 887 888 888 691 892 593 894 897 895 896 897 898 899 890 991 992 593 894 895 899 900 901 902 GN_HOME LD 903 904 904 GN_DOCK 905 904 904 GN_EXIT 908 909 901 1 903 904 904 1 911 1 912 BANK_ENABLI 913 1 914 1 915 BANK_ENABLI	R PUSH PUSH CALL LD LD LD LD LD LD LD LD LD CALL AND JR DUNZ IN AND JR LD LD LD LD LD LD LD LD LD LD LD LD LD	BC DE GET_CHUNK C. A A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN A. (BS_MAX_BAN C. ON_RD_DOCK C. ON_EXP GN_CHECK A. (DKHSPT) C C. ON_HOME A. (DKHSPT) C C. ON_HOME A. (DKHSPT) 1 D C. ON_HOME A. (DKHSPT) A. (DKHSPT)	ISAVE REGS K)IGET LARGEST BANK NUMBER IIF NO EXP. BANKS ISEARCH ALL EXP. BANKS ISEARCH ALL EXP. BANKS IFOUND THE CHUNK, SO EXIT LOOP INOT IN EXP. BANKS, SO CHECK DOCK IIF CHUNK > 1, THEN CAN'T BE IN EXT. IIF CHUNK > 1, THEN CAN'T BE IN EXT. ICHECK IF IN EXT. BANK IN EXT. BANK, SO RETURN 254 RE BANK, SO RETURN 255 IFOUND CHURK IN DOCK, SO RETURN 0 IRETURN EXP. BANK NUMBER IRESTORE REOS ECTI C)

649E	3A1563	920	LD		
64A1		921	AND	A (05_041_0	ANK)FOET LARGEST BANK NUMBER
64A2 64A4		922 923	UR LD	Z. BE_SKIP	IF NO EXP. BANKS
6446		924	LD	D. BNA E. O	
64A8 64AB		925 926	CALL LD	WRITE_BS_REG	
64AD	E S	927	PUSH	D, HSP AF	
64AE		928 929	LD	A. C	
64B0	SF	930	CPL LD	E, A	
64B1 64B2		931	POP	AF	
0404	010003	932 933	CALL	WRITE_BS_REQ	ITURN OFF APPROPRIATE BITS OF
6485 6486		934 BE_SKIP	LD	A. B	1 ALL EXP. BANKS
6487	2011	935 936	AND JR	A NI BE_NTDOCK	
6480	79	937	LD	A,C	
64 8A 64BC	FEFF 2806	938 939	CP	OFFH	
64BE	OBFF	940	UR IN	Z. PE_EXT_OK A. (HREXPT)	THERE FOR DOCK
6400 6402	C BBF D 3FF	941 942	RES	7, A	
5404	79	943 BELEXTLOK	001 LD	(HREXPT), A A, C	
6405 6406	2F D34-4	744	CPL		
64 A	194F	045 946	0U1 JR	(DKHSPT), A BE_EXIT	FENABLE DOCK
64CA 64CB	73 5555	947 BE_NTDOCK	LD	A, B	ICHECK IF EXT.
64CD	FEFE	948 949	CP JR	OFEN	
64CF	DOFF	250	IN	NZ, BE_NTEXT A. (HREXPT)	THERE FOR EXT.
6401 6402	17 (819	951 952	MLA		
6404]:F	e s 3	RR CCF	с	
6405 6406	LE DOFF	্র গ্রহ	PRA		
54DS	CB7F	954 1	OUT BIT	(HREXFT), A 7, A	
640A 640C	2003 DBF 4	257	. IR	NZ DELSET	
~4UE	08:37	250 250	IN RES	A. (DEHSPT) Ol A	
64E0	D 3F 4	960	10.17	(DEHSPT), A	
64E2 64E4	1835 DBF4	961 962 RELSET	.46	FE_EXIT	
64E6	C BC 2	963	IN SET	A, (E#1HSPT) (), A	
64E0 64EA	E(3F 4 15/20	964 965	CILIT	(IN'HSPT), A	
64EC	LIBE 4	PAG PC_NTEXT	UK IN	RELEXIT A. (DH(HSPT)	IDISABLE DOCH
64EE	21	\$4.7	ርቶኒ		TTISHELE DUCT
64EF 64FU	5.F 74	963 963	LD LD	E, A A, C	
64F1	26	970	CPL	H, (
44F2 64F3	83 25	971 972	CHR CPL	E	
64F4	D 3F 4	972	CRIT	(DEHSET), A	
64F6 64F8	CB41 2000	974 975	FIT	0, C	
4 AF A	DEFF	976	_#K 1N	NZ+ BE_CHI(_HOM A+ (HREXPT)	E IDISABLE EXT.
64FC 64FE	C BBF D 3FF	477 978	RES	7. A	
6500	DBF 4	979	OUT IN	(HREXPT), A A. (DEHSPT)	
6502 6504	CB97 1445 A	930	RES	0, A	
6.506	1/3F4 78	981 982 BELCHRHOME	OUT LD	(DICHSPT), A A, B	TCHECK IF HOME
(507	FEFF	*****	CP	OFFH	Check IF Home
7.200 4508	280E 1660	ବର୍ଷ ବର୍ଷ୍ଣ	UR LD	7. RE_EXIT	ITS HOME, SO DONE
6500	5 8	986	LD	D, BNA E, B	TURITE NEW EXP. BANK STATUS
650E 6511	CD5063 1640	987 926	CALL	WRITE_BS_REG	
6513	79	990	LD LD	D, HS A, C	
6514 6515	2F 5F	000 000	CPL		
6516	54 CD5C63	991 902	LD CALL	E.A WRITE_BS_REG	
6510 651A	E 1 (1)	993 BELEXIT	FOF	HL	RESTORE REGISTERS
651E	C1	004 004	POP	DE FC	
6510	F1 (*	996. 	POP	AF	
651D	í.	997 998 ;	RET		
		400 I			
		000 1 SAVE_BANK.	STATUSES (STATUS_ADDR+ IX)	
		995 (1000 (SAVE_BANK_ 1001 (1002 (PUS			
		000 (1000 (SAVE_BANK_ 1001 (1002 (PUS 1003 (STATUS_ADDR: IX) ATUS (F ALL BAN S	
651E	F5	ecc t 1000 t SAVE_BANK 1001 t 1002 t PUS 1003 t 1004 t 1005 SAVE_STATUS			S ON THE STACK
651E	65	GOD F 1000 t SAVE_BANK 1001 t PUS 1002 t PUS 1003 t 1004 1004 t 1005 1005 SAVE_STATUS 1006	HES THE STA PUSH FUSH	ATUS (IF ALL BANK) AF BC	
651F 6520 6521	CS IFS DBFF	ecc t 1000 t SAVE_BANK 1001 t 1002 t PUS 1003 t 1004 t 1005 SAVE_STATUS	HES THE STA	ATUS OF ALL BANK AF RC DE	S ON THE STACK
651F 6520 6521 6523	05 16 DBFF 00	900 t 1000 t SAVE_BANK_ 1001 t 1002 t PUS 1003 t 1004 t 1005 SAVE_STATUS 1006 1007 1008 1009	HES THE STA PUSH FUSH FUSH JN NOF	ATUS (IF ALL BANK) AF BC	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATHS ILEAVE FITS One ALONE' NOPS FUT IN
651F 6520 6521 6523 6524 6525	CS IFS DBFF	ecc t 1000 t SAVE_BANK 1001 t 1002 t PUS 1003 t 1004 t 1005 SAVE_STATUS 1006 1007 1008	HES THE STA PUISH FUISH FUISH IN NGP NOP	ATUS OF ALL BANK AF RC DE A+ (HREXPT)	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATUS
651F 6520 6521 6523 6524 6525 6525	CS 1/5 DBFF 00 00 DD7700 DD22	900 t 1000 t SAVE_BANK_ 1001 t 1002 t PUS 1003 t 1004 t 1005 SAVE_STATUS 1006 1007 1008 1009 1010 1010 1011 1012	HES THE ST PUSH PUSH PUSH IN NOP NOP LU INC	ATUS OF ALL BANK AF RC DE A. (HREXPT) (JX). A TX	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATUS ILEAVE FITS ON& ALONE' NORS FUT IN I TO MEEF ADDRS THE SAME
651F 6520 6521 6523 6523 6523 6525 6526 6526	05 1/5 DBFF 00 00 D07700 D022 UBF4	ecc. t 1000 t SAVE_BANK 1001 t PUS 1002 t PUS 1003 t 1004 1005 SAVE_STATUS 1006 10007 1006 1007 1008 1000 1001 1001 1011 1012 1012 1012 1012	HES THE ST PUISH FUISH FUISH NO(F NO(P LLI INC IN	ATUS OF ALL BANK AF BC DE A. (HREXPT) (JX), A JX A. (DKHSPT)	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATHS ILEAVE FITS One ALONE' NOPS FUT IN
651F 6520 6521 6523 6523 6523 6523 65226 65226 65226 65226	05 1/5 DBFF 00 00 D07700 D022 UBF4 D07700 D023	ecc. t 1000 t SAVE_BANK 1001 t PUS 1002 t PUS 1003 t 1004 1004 t 1005 1005 SAVE_STATUS 1006 1006 1007 1008 1006 1000 1010 1010 1012 1012 1012 1015 1015	HES THE ST PUSH PUSH PUSH IN NOP NOP LU INC	ATUS OF ALL BANK AF RC DE A. (HREXPT) (JX). A TX	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATUS ILEAVE FITS ON& ALONE' NORS FUT IN I TO MEEF ADDRS THE SAME
651F 6520 6521 6523 6524 6525 6525 6526 6526 6527 6527 6521	65 165 DBFF 00 00 D07700 D023 UBF4 D07700 D023 3A1563	ecc. t 1000 t SAVE_BANK_ 1001 t PUS 1002 t PUS 1003 t 1004 1005 SAVE_STATUS 1006 1006 SAVE_STATUS 1006 1007 1008 1009 1001 1011 1012 1012 1013 1015 1016 1015 1016	HES THE STA FUSH FUSH FUSH NGF NGP LIA IN LD LD LD LD LD	ATUS OF ALL BANK AF BC DE A+ (HREXPT) (1X), A 1X A+ (DKHSPT) (1X), A 1X A+ (BS_MAX_BANK;	S ON THE STACK SAVE REGS ISAVE EXT. BANK STATUS ILEAVE FITS ON& ALONE' NORS FUT IN I TO MEEF ADDRS THE SAME
651F 6520 6521 6523 6524 6525 6525 6525 6521 6527 6521 6527 6531 6525	C5 IF5 DRFF 00 00 DD7700 DD7700 DD7700 DD7700 DD7700 DD7700 DD7700 DD733 3A1563 A7 260D	ecc. t 1000 t SAVE_BANK 1001 t PUS 1002 t PUS 1003 t 1004 1004 t 1005 1005 SAVE_STATUS 1006 1006 1007 1008 1006 1000 1010 1010 1012 1012 1012 1015 1015	HES THE ST PUSH FUSH FUSH NGP NGP LU INC LD LD AND	ATUS OF ALL DANS AF BC DE A. (HREXPT) (JX). A 1X A. (DKHSPT) (JX). A JX A. (BS_MAX_BANS; A	S ON THE STACK SAVE REGS ISAVE EXT. BANK STATUS ILEAVE FITS One ALONE' NORS FUT IN TO MEEF ADDRS THE SAME TOET DOCK BANK STATUS
651F 6520 6523 6523 6523 6523 6523 6532 6533 6533	C5 IP5 DBFF 00 00 00 00 00 00 22 UBF 4 DD7700 D022 301563 A7 2900 47	ecc t 1000 t SAVE_BANK_ 1001 t 1002 t PUS 1003 t 1004 t 1006 SAVE_STATUS 1006 1007 1008 1009 1010 1011 1012 1014 1015 1014 1015 1018 1019	HES THE STA FUSH FUSH FUSH NOP NOP LIN LIN LD LD LD LD LD LD LD LD LD LD	ATUS OF ALL DANS AF BC DE A. (HREXPT) (IX). A IX A. (DKHSPT) (IX). A IX A. (BS_MAX_BANS; A Z. SS_EXIT B. A	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATUS ILEAVE RITS OF ALONE I NOPS FLIT IN I TO MEEP ADDRS THE SAME IGET DOCK BANK STATUS IGET NUMBER OF BANKS ISET UP COUNTER
651F 6520 6521 6523 6524 6525 6525 6525 6521 6527 6521 6527 6531 6525	C5 IF5 DRFF 00 00 DD7700 DD7700 DD7700 DD7700 DD7700 DD7700 DD7700 DD733 3A1563 A7 260D	ecc. t 1000 t SAVE_BANK 1001 t PUS 1002 t PUS 1003 t 1004 1005 SAVE_STATUS 1006 1006 1007 1006 1006 1007 1008 1007 1010 1010 1010 1012 1012 1015 1016 1017 1016 1017 1018	HES THE STI PUSH FUSH FUSH NGP NGP LU IN LD LD LD AND UR LD LD LD LD	ATUS OF ALL DANS AF FC DE A. (HREXPT) (JX). A 1X A. (DKHSPT) (JX). A JX A. (BS_MAX_BANS; A 2. SS_EXJT	S ON THE STACK ISAVE REGS ISAVE EXT. BANK STATUS ILEAVE FITS ON& ALONE' NOFS FUT IN I TO PEEF ADDRS THE SAME IGET DOCK BANK STATUS DIGET NUMBER OF BANKS

6730 (137 6742 6744 6744 6744 6744 6746 6749	D023 43 10F4 D028 D1 C1 F1	102: 102: 102: 102: 102: 102: 102: 102:	3 SS_EXIT 7 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		(IX), C IX B, E SS_LOOP IX DE BC AF USES (STATUS_ADDR ANK STATUS TO ALL	
654A 654C 654C 6552 6552 6557 6558 6557 6558 6561 6562 6564 6564 6566 6566 6566 6566 6566	F5 C5 DD7E00 U3FF DD23 DD7E00 D3F4 D123 3A1563 A7 2008 47 DD4E00 CD0964 DD28 10F6 DD28 D1 C1 C1	1036 1037 1038 1039 1040 1041 1043 1044 1043 1044 1045 1045 1051 1052 1053 1054 1055 1055	I RESTORE_STATU	S PUSH PUSH LD OUT INC LI OUT INC LD AND JR LD LD LD LD LD LD LD LD LD LD LD LD LD	AF BC DE A, (1x) (HREXPT), A 1x A, (1x) (DMHSPT), A 1x A, (BS_MAX_BAR A 2, RS_EXIT B, A C, (1x) BANK_ENABLE 1x RS_LOOP 1x DE BC	I GAVE REGG I GET EXT, ROM STATUS I GET DOCK BANK STATUS I GET NUMBER OF BANKS I SET UF COUNTER I MRITE BAN' STATUS OF BANK BB I DO FOR ALL I RESTORE REGS
6570 6571 くち571 くち571 マラフマ マラフマ マラフマ マラフマ マラフマ マラフマ マラフマ マラフ	F1 C9 DD2100000 DD34 DD7100 DD7001 D04602 D04603 CD9984 C1 DD61 DD61 DD61 D069	1055 1059 1041 1062 1063 1063 1064 1065 1064 1065 1064 1072 1072 1072 1072 1075 1075 1075 1075	1	: UP: THE		ADLAR FRASSED (IN STACE) AND JUMPS WITHOUT REFURN TO ADDRESS (SET IX TO SP (SAVE BC AND TRACH KET ADUR (GET PARMS FOR BANK, ENABLE) (RESTORE BC (TRACH FARMS TO GOTO_BANK (GET ADDR
 人口②E 人口③E 人口③E 人口③E 人口○E <	E3 DD2ACE65 DD28 DD7400 DD7500 E1 E3 DD7500 E3 DD7400 DD7400 DD78 DD7500 E022CE45 D5 C5	1081 1082 1083 1084 1085 1085 1085	CALLBANK (A ALL INPUT CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLOUGERS IX CLUBANK	PARAMET	ers are pushed on	LECT. PRM_OUT. FRM_IN) THE STACK JUMP WITH RETURN ADDRESS TO ADDRESS IGET RET ADDR IPUSH HL ON DS_STACK IGET PRM_IN IPUSH PRM_IN ON DS_STACK IUPDATE DS_SP ISAVE REGS
63F1 63F2 63F5 63F6 63F9 63F9 63F9 63F9 63F9 63F9 63F5 63F5 63FF 600	F5 210000 39 54 50 301563 4F 0600 03 03 03 47	1111 1112 1113 1114 1115 1116 1117 1116 1117 1119 1120 1121		PUSH LD ADD LD LD LD LD LD LD LD INC AND	AF HL, O HL, SP D, H E, L A, (BS_MAX_BANK) C, A B, O PC	1HL = SP 1 1BC = MAX_DAN# + 2

ł

6601	ED42	1122	2	SBC	HL, BC	
6603		1123	3	ĹĎ	SP. HL	
660 4 660 8		1124		LD	1X, 0	
6604		1126		ADD Ex	IX, DE DE, HL	DE, HL NOW CONTAIN DEST, SRC
		1127				POINTERS FOR A BLOCK MOVE
660B 660E	DD4608 DD4608	1128		LD	C. (IX+PRM_OUT	')
6611	BEOE	1130		LD LD	B. (IX+PRM_OUT A. 14	• •
6613		1131		ADD	A. C	
6614 6615	4F 3001	1132		LD	C. A	
6617	04	1133		JR INC	NC: CB_NC1	IBC = FRM_OUT + 14
6618	EDBO		CB_NC1	LDIR	0	MAKE ROOM FOR BANK STATUS
661A	DS DDC+	1136		PUSH	DE	
6618 6610	DDE1 CD1E65	1137		CALL	IX SAVE_STATUS	IIX = DE
6620	DD210000			LD	IX, O	
6624	0039	1140		ADD	IX, SP	
6626 6629	DD4E0A DD4608	1141		- LD - LD) FOCT PARHS FOR BANK_ENABLE
6620	009964	1143		CALL	B, (IX+BANK) BANK_ENABLE	TENABLE DESTINATION BANK
662F	F1	1144		POP	AF	RESTORE REUS
6630 6631	C1 D1	1145		POP	BC	
6632	εı	1147		POP	DE HL	
6633	DDE 1	1143		POP	IX	TRASH PARMS TO CALL_BANK AND GET ADDR
6635 6637	DDE1 DDE1	1149		POP	IX	
6639	009065	1151		POP	IX JMPIX	ICALL ADDRESS IN IX
6630	F5	1152		PUSH	AF	ISAVE REGS
663D 663E	C5 D5	1153		PUSH	BC	
66 3F	E5	1154		PUSH PUSH	DE HL	
6640	DD2ACE65	1156		LD	IX. (BS_SP)	
6644	DD4E00	1157		LD	C, (IX)	
6647 6649	DU23 DD4600	1158		INC LD	IX B. (IX)	
664C	DD23	1160		INC		TPOP PRM_IN OFF BS_STACK
664E	DD22CE65	1161		LD	(BS_SP), IX	UPDATE BS_SP
8652 6656	DD210000 DD39	1162		LD ADD	1X. 0	
6658	CEOO	1164		LD	IX. SP A. S	
665A	31	1165		ADD	A, C	
665B 6650	4F 3001	1166		LD	C. A	
665E	04	1169		JR INC	NC: CB_NC2 B	IBC = PRH_IN + 8
665F	DD09	1149	CBLNC2	ADD	й, вс	IIX = SP + PRM_IN + 9
6661 6663	0065 E1	1170		PUSH	IX	
6664	28	1171		POP	HL HL	THE = IX THE = SRC FOINTER FOR BLOCK MOVE
6665	004465	1173		CALL		TRESTORE STATUS OF ALL BANKS
6663 666 A	1/DE5 01	1174		FN H	1 2	
64.6F	EDBS	1175		F 9.0	C)	÷DE ≈ DEST POINTEL FOR ELLEK HORI
6660	EB	1177		L DDK EX	DE, HL	IDEALLOCATE SPACE FOR BANK STATUS
606E	23	1178		INC	HL	
666F 6670	F9 DU2A(E65	1179		LD	SF. HL	RESTORE SP
6674	DD4E00	1181		60 60	IX. (BS_SF) C. (IX)	
6677	DD:23	1182		INC	1x	
6679 6670	DD4600 DD23	1183		LD	B. (1X)	
667E	DD22CE45	1185		INC LD	IX (RS_SP), IX	TPOP RET ADDR OFF BS_STACE TUPDATE BS_SP
6682	C5	1166		PUSH	BK.	VO DATE BOLDA
6683 6685	[/0E1 E1	1187		POF	XI	
66.56	DI	1186		POP	HL DE ···	TRESTORE REGS
6687	C)	1190		FCF	BC	
6688	F1 DDFC	1191		POP	AF	
6689 6689	DDE5 C9	1192		PUSH RET	1X	PUT RET ADDR ON STACK
		1194				
		1195				
		1196		SOME EQUATI	LS WHICH ARE USED	BY XFER_BYTES AND THE ROUTINES IT
		1198	i CALLO.			
		1199	DIRECTION	EQU	0	
			BUF_PTR LENGTH	EQU EQU	0	
			DEST_ADDR	EQU	2	
			SRC_ADDR	EDU	6	4
			DEST_BANK SRC_BANK	EQU EQU	8 9	
		1206		ERO	•	
		1207	1			
		1208	I MOVE_BYTE	S (BYTES_TO	D_MOVE: DE, DIRECT	(ION 1 A)
		1210	1			
6680	E5	1211	HOVE_BYTES:	PUSH		ISAVE REGISTERS
669D 669E	D5 C15	1212 1213		PUSH	DE	
663F	48	1213		PUSH LD	ВС С. В	
6690	BD46 09	1215		LU	B. (IX+SRC_BANE)	,
6693 6696	CD9964 42	1216 1217		CALL	BANH _ENABLE	ISELECT SHE BANK
6697	42 48	1217		LD LD	8, D C, E	IMOVE FROM SRC TO STACK
6698	DDTEOO	1219		LU	E. (IX+BUF_FTR)	
6698 664E	DD5601 DD6E06	1220		LD	D. (IX+BUF_PTR+1	
66A1	DD6E06 DD6607	1221 1222		LD LD	L. (IX+SRC_ADDR) H. (IX+SRC_ADDR+	
-						• *

6644 6645	07 0 F	1223		RECA		
60A6		1225		JR(C. MB_RV1	IFA < 0
66A3		1226		LDIR		
6-6-AF		1227		ADD	HL DC MBLOF1	INCREMENT FOINTER
64.AL		122%		LIDE	DIGTOR 1	
64 A F	A7	1230		AND	A	
6680 6682	ED42 DD7506	1231	MT. 197.4	SBC	HL, BC	IDECREMENT FOINTER
6685	DD7407	1232	MBLUF1	LD LD	(IX+SRC_ADDR (IX+SRC_ADDR)), L ISTORE NEW POINTER VALUE
66BS	C1	1234		PCF	BC	· · · · ·
66B9	E)	1235		POF	HL	
668A 6688	E5 C5	1236 1237		PUSH PUSH	HL BC	
66PC	DD460E	1238		LD	B. (1X+DEST_E	BANK:)
66BF	CD9964 44	1239		CALL	BANK ENABLE	SELECT DEST BANK
6602	4D	1240		LD LD	в, н С, L	IMOVE FROM STACI: TO DEST
6604	DD5E04	1242		LD	E. (1X+DEST_A	ADDR)
66C7 66CA	DDS405	1243		LD	D, (1X+DEST_4	ADDR+1)
66CD	DD6E00 DD6601	1244		1.D 1.D	L, (IX+BUF_P) H, (IX+BUF_P)	
6610	07	1246		RLCA		
6.6.D1	0F	1247		RRCA		
66D4	3805 EDBO	1248		JR	C: MB_RV2	11F A < 0
66[16	09	1250		LD IR ADD	HL, BC	INCREMENT POINTER
66[17	1805	1251		JR	NB_UP2	
6609 8066	EDB8 A7		MB_RV2	LDDR	_	
6600	ED42	1253 1254		AND SEC	A HL, BC	IDECREMENT POINTER
66DE	007504		MB_UP2	LD		1), L ISTORE NEW POINTER VALUE
66E1	007405	1256		LÜ	(IX+DEST_ADDR	(+1), H
66E4 66E5	C1 D1	1257		POP	BC E	RESTORE REGISTERS
66E6	El	1259		POP	DE HL	
65E7	6.6	1260		RET		
		1261	1			
		1262 1263	I (REATE BITE	-	HLI BITMAPI A	
		1264	1			
		1265	1		_	
66E8 66E9	54 50	1266	CREATE_PITMAP	LD	10, Н Е, L	ISAVE START ADDR
66EA	DD4E02	1266		LD	C. (IX+LENGTH)
66ED	DD4603	1264		LD	B. (IX+LENGTH	
66F0 66F3	DE:7E00 07	1270 1271		LD	A. (1X+DIRECT	
66F 4	0F	1272		RLCA RRCA		ICALCULATE END ADDR
65F5	3803	1273		JR	C. CP_SUB	IJF A < O
66F7 66F8	09	1274		ADD	HL, BC	
66FA	1802 ED42	1275	CF_SUP	JHR Selfe	CBLCONT HL, EC	
66FC	CEI4LIA		CELCONT	CALL	GETLCHUNK	IGET END CHUNE BIT
66FF	2F	1278		CPL	_	
6700	47 Eb	1279 1280		LD Ex	B, A DE, HL	
1702	CD411/ 4	1231		CALL	GETLCHUNK	FGET START CHUNE BIT
7.705	J.F.	1282		OPL		
6707	41	1283		u.D	1. A	
6707 6708	AS 2816	1284 1285		XOR JIR	E Z. CB_EXIT	
670A	79	1286		LD	A, C	HERE IF START AND ENC CHUNESD
670B	AO	1287		AND	Ð	ARE NOT THE SAME
6700 6700	47 0E00	1288 1289		ւն Հն	В, А С, О	PUT START AND END BITS TOGETHER AND
670F	37	1290		SCF		; FILL IN BIEWEEN THEM WITH ZERGES
6710	78	1291	CBLNB1	LD	A. B	TEST NEXT BIT
6711 6713	CP11 A1	1292 1293		F(L ANE)	C C	
6714	20FA	1294		.IR	NZ, CB_NB1	(OTHERWISE, FOUND FIRST ZERO
6716	78 6164 4		CB_NB2	LD	A. B	TEST NEXT BIT
6717 6719	CB11 A1	1295		RL AND	C C	
671A	2804	1298		UR	Z. CR.EXIT	FOUND LAST ZERO
6710	A⊝ 47	1200		XOR	B	TOTHERWISE, UPDATE BITMAP
471D 471E	47 18F6	1300 1201		LD .	H. A	
6720	78		CBLEXIT	JR LLI	CB_NB2 A, B	RETURN BITMAP
6721	Ç o	1303		RET		Company of the second sec
			1			
			I XFER_BYTES	(DIRECT)	N. LENGTH. DEST	LADDR, SRCLADDR, DEST_BANK,
		1 307	t			MCK IN ORDER CHOWNE STATUS_CODE: A)
			1			
			I ALL PARA	THE FERS ON	STACK HAVE OFF	SETS DEFINED ABOVE.
		1310	:			
4722	F 5	1312	XFER_BYTES	PUSH	AF	ISAVE REGS
6723 672 4	(5 05	1313 1314		PUSH PUSH	BC	
6725	85 65	1314		PUSH	DE HL	
6726	210000	1316		LD	HL, 0	
6729	39 1.1.0000	1317		ADD	HL, SP	
672A 672D	110A00 19	1318			DE, 10 HL, DE	
672E	EB	1020		EX	DE, HL	IDE POINTS TO START OF PARMS
672F	3A1563	1321		LD	A. (BS_MAX_BAN	

6732	4F	1322		LD	C. A
6733 6735	0600 210000	1323		LD	B. O
6733	32	1324		LD ADD	HL, O HL, SP
6739	A7	1326		AND	A A
673A	ED42	1327		SBC	HL, BC
6730	28	1328		DEC	HL
673D	28	1329		DEC	HL IHL = SP - MAX_BANK - 2
673E 673F	E5 DDD	1330		PUSH	HL.
6741	DDE 1 DDF 9	1331		POP LD	IX IIX POINTS TO LOCATION TO SAVE STATUS
6743	CD1E65	1332 1333		CALL	SP, IX SAVELSTATUS ISAVE BANKS1 STATUS
6746	105	1334		PUSH	
6747	DDE 1	1335		POP	1X FIX NUM POINTS TO FARMO
6 4	PEAL 04	1336		LD	L+ (I)+SRC_AUDR)
6740	DDGGOV	1337		LD	H. (TY+SRC_ADDR+1)
674F 6752	CDE864	1338		CALL	CREATE_BITMAP IGET SRC BITMAP
6753	F5 006E04	1339		PUSH LD	AF ISAVE ON STACK TEMPORARILY
6756	006605	1341		LD	L. (IX+DEST_ADDR) H. (IX+DEST_ADDR+1)
6759	CDES66	1 342		CALL	CREATE_BITMAP IGET DEST BITMAP
675C	4F	1 343		LD	C. A IC = DEST BITMAP
675D	F1	1344		POP	AF
675E 675F	47 DD7E09	1345		LD	B, A IB = SRC BITHAP
6762	007209	1346		LD LD	A. (IX+SRC_BANK)
6765	PA	1348		CP	D. (IX+DEST_BANK) DICOMPARE SRC AND DEST BANK NUMBERS
6766	2005	1349		JR	NZ, XB_DIFF_BANKS
6768	78	1350		LD	A. B IHERE IF BANK NUMBERS ARE DIFFERENT
6769	Al	1351		AND	C
676A 676B	47	1 352		LD	B. A IB = UNION OR SRC AND DEST BITHAPS
676D	190 8 78	1353 1354		JR	XB_DO_MOVE
676E	B1	1355	X8_DIFF_BANKS	I.D OR	A, B ICHECK FOR OVERLAP BETWEEN SRC AND C I DEST CHUNKS
676F	FEFF	1356		CIP .	C I DEST CHUNKS OFFH
6771	202D	1357		JR .	NZ, XB_OVERLAP
6773	58	1358		LD	E, B (HERE IF NO OVERLAP
4774	42	1359		LD	B, D
6775 6778	CD9964 DD4609	1360		CALL	BANK_ENABLE ISELECT DEST BANK
677B	48	1361	XB_DO_HOVE	LD	B. (IX+SRC_BANK)
677C	CD9964	1363		LD CALL	C, E Banklenable iselect src bank
677F	DD&E06	1364		LD	L, (IX+SRC_ADDR)
6732	006607	1365		LD	H. (IX+SRC_ADDR+1)
6785	DDSE04	1366		LD	E. (IX+DEST_ADDR)
6788 6788	DD5605	1367		LD	D. (IX+DEST_ADDR+1)
679E	DD4E02 DD4603	1368		LD	C. (IX+LENGTH)
6791	DD7E00	1370		LD LD	B, (IX+LENGTH+1) A, (IX+DIRECTION)
6794	07	1371		RLCA	HT (IN-DIRECTION)
6795	OF	1372		RRCA	
6796	3804	1373		JR	C. XB_REVERSE I IF A < 0
6798	EDBO	1374		LDIR	
479 A 4790	1852 ED88	1375		UR .	XB_EXIT
679E	1346	1376	19_REVERSE	LDUR	
67A0	210050	1379	XB_OVERLAP	UR LD	XB_EXIT HL, MSTBOT
67A3	C5	1379		PUSH	9C
6784	OSFF	1380		LD	B. 255
67A6	C01663	1381		CALL	GET_WORD
67 89 67 88	C1	1082		POP	BC
67AD	110002 A7	1383		LD	DE, STKSZ
67AE	ED52	1335		SEC	A HL, DE IHL = ADURESS OF STACK LIMIT
67BO	112000	1396		LD	DE, FREELBYTES
6783	19	1087		ADU	HI., DE
6784	EB	1338		EX	DE. HL IDE * SP_NEW
6785 6788	210000 3 ⁹	1319 1320		LD	HL, U
6789	13	1.221		ALIDI ENIC	HLESP THLESPLULD DE POMPARE SPLULD WITH SPLUEW
€.78A	A7	1392		ANE	A CONTRACTOR DE DE DOUD WEETE DE DOUD
6 7 F F	ED52	1393		SBC	HL, DE
6790	3004	1304		# {	NC+ XELSPACE (IF SPLOLD - SPLNEW > 0
676F	3E01	1325		LD	A 1 TRETURN ERROR CODE
6701	1828 18	1396	XELSPACE	UR DEC	XF_EXIT DE
6704	EP	13.8	APLC MLL	EX	DE D
6705	F.P.	1300		LD	SP. HL ISET SP TO SP_NEW
6706	13	1400		INC	DE IDE = BUF_SZ
6707	DD7E00	1401		LD	A. (IX+DIRECTION) THE = BUF_PTR
67CA 67CD	DD7500 DD7401	1402		LD	(IX+BUF_PTR), L ISAVE BUF_PTR ON STACE
6700	DUSEOC	1403		LD	(IX+BUF_PTR+1), H
6703	DD6603	1405		LD LD	L. (1X+LENGTH) H. (IX+LENGTH+1)
6706	47	1406	X8_MOVE_LOOP	AND	A THE BYTES LEFT TO MOVE
67117	ED52	1407		SPC	HL, DE IDE = BYTES TO MOVE THIS TIME
6709	3805	1408		JR.	C. XB_LAST_MOVE FIF LESS THAN BUF_SZ BYTES LEFT
もうしを もうしを	CD9066 19F6	1409		CALL	MOVE_BYTES
67E0	1000	1410	XB_LAST_MOVE	jr Add	X8_MCVE_LOOP HL: DE
67E1	ĒH	1412		EX	DE HL
67E2	CD9066	1413		CALL	MOVE_BYTES
67E5	EB	1414		EX	DE, HL
67E6 67E9	DD6E00 DD6601	1415		LD	L. (1x+BUF_PTR)
67EC	19	1416		LD ADD	H. (IX+BUF_PTR+1)
67ED	F G	1418		LD	HL, DE IHL # BUF_PTR+BUF_SZ SP, HL IRESTORE STACI, FOINTER
67EE	AF		X&_EXIT	XOR	A IRETURN CODE FOR SUCCESSFUL COMPLETION
67EF	00210000	1420		LD	18. 0
67F3	DD39	1421		ADU	IX, SP
6765	CD4465	1422		CALL	RESTORE_STATUS TRESTORE STATE AND RETURN ZERO CODE

67FA N	DF9 1424		INC	IX	
			LD	SP. IX	
67FC E1	1 1425	;	POP	HL	IRESTORE REGS
67FU 11	1 1426		FOF	ie	
67FE C1	1 1427		POF	NC .	
67FF F1	1 1426		FOF	AF	
6800 Df	El 1425	•	POP	11	ICLEAN UP PARMS
6802 DE	UE3 1430	1	EX	(SF), IX	
6804 DE	DEI 1431		POP	1x	
6806 DI	DE3 1432		EX	(SP), 1X	
6608 DI	0E1 1433		POP	1X	
680A DC	(E3 1434		EX	(SF), 1X	
680C D0	E1 1435		POP	1X	
650E UE	E3 1436		EX	(SP), 1X	
6810 DE	DE1 1437		POF	1x	
6812 DI	Æ3 1438		EX	(SP), 1X	
6814 CS	9 1439		RET		
	1440	- t			
	1441	1			
	1442	GOTO_EXT_INI	T (ADDR)	HL	
	1443				
	1444	1			
	CI 1445	0010_E) T	FOF	17	TRASH RET ADDR
6817 FS	1446		PUSH	AF	
	FF 1447		IN	A. (HREXPT)	
681A CB	FF 1448		SET	7. A	
	FF 1444		OUT	(HREXPT), A	
	01 1450		LD	A, 1	
	FA 1451		DUT	(DKHSPT), A	
6622 F1	1452			AF	
6823 E9	1453		JP	(HL)	
	1454		END		

L00	OBJ CODE M STNT	FIXTBL SOURCE STATEMENT	г		ASM 5.9	
	1	DISPATCH	EQU	6200H		
	2	INT	EGU	6 CAEH		
	3	GET_WORD	EGU	6316H		
	4	FUT_WORD	EOU	633BH		
	5	GET_STATUS	EGU	6405H		
	6	GET_NUMBER	EQU	645EH		
	7	BANI LENABLE	EQU	6499H		
	8	SAVE_STATUS	EQU	651EH		
	0	RESTORE_STATUS	EOU	654AH		
	10	DE STACE	E.ca.	1.5051		

RESTORE_STATUS
BS_STACK
BS_SF
GOTO_BANK
CALL_BANK
CALL_BANK
CALL_BANK
CALL_BANK
CREATE_BITMAP
XFER_BVTES
CREATE_SITMAP
HERE IS THE
I HERE IS THE
I LOCATIONS I
COR V CE-VER
CR EQU EQU EQU EQU EQU EQU EQU 653EH 650EH 6572H 6500H 668CH 66E8H 6722H

: HERE IS THE FIXUP TABLE FOR THE VIDEO MODE CHANGER. IT DEFINES THE : LOCATIONS IN RAM WHICH MUST BE UPDATED WHEN MOVED FROM CHUNE 3 TO CHUNE 7 : OR V CE-VERSA. THE ADDRESSES IN THE TABLE ARE DEFINED AS CHUNE 3 ADDRESSES.

		22			
1000		23		086	1100H
		24		0.10	120001
		25			
1000	3262	26	FIXTBL	DEFW	DISPATCH+32H
1002	4062	27		DEFW	DISPATCH+4DH
11004	7262	28		DEFW	DISPATCH+72H
1006	AB62	29		DEFW	DISPATCH+OARH
		30			
1008	BS 62	31		DEFW	INT+0AH
100A	CD62	32		DEFW	INT+1FH
1000	D362	33		DEFW	INT+25H
1 DOE	DC62	34		DEFW	INT+2EH
1010	FB62	35		DEFW	INT+4DH
		36			
1012	1863	37		DEFW	GET_WORD+4H
1014	2063	38		DEFW	GET_WORD+OAH
1016	2463	39		DEFW	GET_WORD+OEH
1018	2 A 63	40		DEFW	GET_WORD+14H
101A	3563	41		DEFW	GET_WORD+1FH
		42			
11010	3E63	43		LIEFW	FUT_WORD+3H
101E	4463	44		LIEFW	PUT_WORD+9H
1020	4863	45		DEFW	FUT_WORD+ODH
1022	4E 4 3	46		ÜEFW	PUT_WORD+13H
1024	5763	47		DEFW	FUT_WORD+1CH
		48			
1026	1764	4 🖘		LIEFW	GET_STATUS+12H
1028	1644	50		LEFW	GET_STATUS+19H
1024	2864	51		DEFW	GET_STATUS+23H
		52			
11020	6164	53		DEFW	GET_NUMBER+3H
102E	6564	54		LILFW	GE F_UUMBER+7H
1030	61/64	50		DOPU	CHET LIVINGE RECEIE

•

1036	8364	50	DEFW	BANK_ENABLE+1AH
1038	0E65	60	DEFW	BANK_ENABLE+75H
1 D 3 A	1665	61	DEFW	BANK_ENABLE+7DH
		62		
11/30	3265	63	DEFW	SAVE_STATUS+14H
1 D 3 E	3A4 5	64	DEFW	SAVE_STATUS+1CH
		65		
1040	5065	66	DEFW	RESTORE_STATUS+12H
1042	6665	67	DEFW	RESTORE_STATUS+1CH
		68		
1[+44	CE65	69	DEFW	BS_SP
		70		
1046	8545	71	DEFW	GOTO_BANK+13H
		72		
1048	D365	73	DEFW	CALL_BANK+3H
1 D4A	ED65	74	DEFW	CALL_BANK+1DH
1104C	F965	75	DEFW	CALL_BANK+29H
104E	1E66	76	DEFW	CALL_BANK+4EH
1050	2066	77	DEFW	CALL_BANK+5DH
,1052	3A66	78	DEFW	CALL_BANK+6AH
1054	4266	79	DEFW	CALL_BANK+72H
1056	5066	80	DEFW	CALL_BANK+80H
1050	6666	81	DEFW	CALL_BANK+96H
105A	7266	32	DEFW	CALL_BANK+0A2H
1050	8066	83	DEFW	CALL_BANK+OBOH
		84		
105E	9466	85	DEFW	MOVE_BYTES+8H
1060	0066	86	DEFW	MOVE_BYTES+34H
		87		
1062	FLIGE	88	IEFW	CREATE_BITMAP+15H
1064	0367	8.0	DEFW	CREATE_BITMAP+1BH
		90		
1066	3067	91	DEFW	XFER_BYTES+OEH
1063	4F67	92	DEFW	XFER_BYTES+2DH
106A	5067	°3	DEFW	XFER_BYTES+2EH
1D6C	5667	94	DEFW	XFER_BYTES+38H
106E	7667	~5	DEFW	XFER_BYTES+54H
1070	7067	96	DEFW	XFER_BYTES+5BH
1072	A767	≎7	DEFW	XFER_BYTES+85H
1674	DC67	¥3	DEFW	XFER_BYTES+OBAH
11076	E367	~~	DEFW	XFER_BYTES+OC1H
1078	F667	100	DEFW	XFER_BYTES+OD4H
		101		
1D7A	0000	102	DEFW	0 ITHIS IS THE TABLE TERMINATOR

APPENDIX B

System Variables Definition File

2068 HOME ROM

TS2000 HOME ROM LOC OBJ CODE M	I STMT	-	ASIC TATEMENT ASM 5.9
	13	#EJECT	
	14	#INCL	Sysvar
	15	*PAGESI	ZE 54
	16		
	17	RST	MACRO #ROUT
	18		RST #ROUT
	19		ENDM
	20		
	21	ASSERT	MACRO (ICOND
	22		COND .NOT. (#COND)
	23		ERROR IN ASSERTION #COND
	24		ENDC
	25		ENDM
	26		
	27	I SYSTE	M VARIABLES
	28		
	29	L_LEN	EQU 32 I # CHARS PER LINE ON THE DISPLAY
	30	TV_LNS:	EQU 24 I NO. OF LINES ON TV SCREEN
	31	D_FILE:	EQU 4000H I ADDRESS OF DISPLAY FILE
	32	ATTRS:	EQU D_FILE+L_LEN*TV_LNS*8 : SCREEN ATTRIBUTES
	33	PRBUFF:	EQU ATTRS+TV_LNS+L_LEN & PRINTER BUFFER
	34		ASSERT PRBUFF.AND.OFFH=0
			COND .NOT.(PRBUFF.AND.OFFH=0) ERROR IN ASSERTION PRBUFF.AND.OFFH=0 ENDC

KSTATE: EQU PRBUFF+L_LEN+8 35 I SEE KB DOCUMENTATION 36 KS_AI EQU O ţ. 1ST BYTE IS A CHAR KEY PRESSED KŞ_C: EQU 1 37 2ND IS TIME TILL COUNTS AS RELEASED 1 38 KS_B: EQU 2 3RD IS TIME (IN FRAMES) TILL REPEAT 4TH IS CODE WHEN REPEATS . 39 KS_D: EQU 3 E 40 1 5TH - 8TH ARE A SECOND SET OF 1ST FOUR 41 LAST_K: EQU KSTATE+8 I NEWLY PRESSED KEY REPDEL: EQU LAST_K+1 42 I DELAY BEFORE 1ST REPEAT (INITIALIZED TO 35) 43 REPPER: EQU REPDEL+1 1 DELAY BEFORE SUBSEQUENT REPEATS (INITIALIZED TO 5) DEFADD: EQU REPPER+1 44 1 -> CHAR AFTER '(' IN FORMAL PARAMETER LIST; MUST BE 45 O WHEN NO USER-DEFINED FN BEING EVALUATED t K_DATA: EQU DEFADD+2 46 I DATA BYTE IN COMPOSITE CHAR FROM KEYBOARD 47 TVDATA: EQU K_DATA+1 I USED FOR STORING BYTES IN COMPOSITE CHARACTERS: 48 (TVDATA) = KEY BYTE. 49 (TVDATA+1) = 1ST DATA BYTE FOR AT OR TAB. 50 STRMS: EQU TVDATA+2 I STREAM DATA: POINTERS (OFFSETS FROM (CHANS)-1) TO 51 CHANNELS. 0 = STREAM_NOT OPEN. 3 52 HIDSTRIEQU 3 I NO. STREAMS HIDDEN FROM USER. THESE ARE TIED 53 .UNALTERABLY TO SPECIFIC CHANNELS. . 54 HID_KI EQU -3 T KEYBOARD 55 HID_S: EQU -2 I TV, UPPER HALF OF SCREEN 56 HID_R: EQU -1 I INSERTION IN RAM 57 COM_STIEQU 0 1 STREAM FOR COMMANDS 58 INP_STIEQU 1 STREAM FOR INPUT DATA 59 PR_ST: EQU 2 **I STREAM FOR PRINT** 60 LPR_ST EQU 3 **1 STREAM FOR LPRINT** 61 CHARS: EQU STRMS+(HIDSTR+16) #2 1 -> 8#20H BYTES BEFORE CHARACTER SET EQU CHARS+2 ; NO. CYCLES OF ERROR NOISE (2 8VES BELOW MIDDLE C) 62 FART: PIP: 63 EQU FART+1 3 NO. CYCLES OF KEYBOARD NOISE (3 8VES ABOVE MIDDLE C) 64 Y1 EQU PIP+1 I VALUE ALWAYS HELD IN IY 65 ERR_NR EQU Y F LRUN TIME ERROR #1 - 1 66 FLAGS: EQU ERR_NR+1 **I VARIOUS FLAGS** 67 SPC1 EQU O SUPPRESS SPACE BEFORE TOKENS 1 PR: PRINTING TO PRINTER, NOT TV 88 EQU 1 . 69 LMODE1:EQU 2 L MODE, NOT K, AT CURRENT CHARACTER 5 LMODE: EQU 3 L MODE, NOT K, AT CURSOR 70 1 71 KEYHIT: EQU 5 KEYHIT FOUND . EQU 6 72 NOI . EXPRESSION IS NUMERICAL, NOT STRING 73 INTPT: EQU 7 \$ REQ INTERPRET RATHER THAN CHECK SYNTAX TVFLAG: EQU FLAGS+1 I FLAGS ASSOCIATED WITH THE TV 74 75 LHSI EQU.O PRINTING TO LOWER HALF OF SCREEN . EDIT: EQU 1 76 . OUTPUTTING LINE FOR EDIT OR NO. FOR STRING ECHREQ: EQU 3 77 ECHO REQUESTED IF INPUTTING FROM KEYBOARD ٤. OUTPUTTING AN AUTOMATIC LISTING 78 LIST: EQU 4 5 I -> RETURN ADDRESS FROM AUTOMA CLHS: EQU 5 79 CLEAR LOWER HALF WHEN KEY PRESSED ERR_SP: EQU TVFLAG+1 80 81 LISTSP: EQU ERR_SP+2 : -> RETURN ADDRESS FROM AUTOMATIC LISTING 82 MODE: EQU LISTSP+2 i 0 = K OR L, 1 = F, 2 = G.NEWPPC: EQU MODE+1 83 I LINE TO BE JUMPED TO NSPPC: EQU NEWPPC+2 84 I SUBLINE TO BE JUMPED TO (BIT 7 OFF FORCES JUMP) 85 PPC EQU NSPPC+1 I LINE # OF INSTR BEING INTERPRETED SUBPPC: EQU PPC+2 I NO. WITHIN LINE OF INSTR BEING INTERPRETED 86 BORDCR: EQU SUBPPC+1 87 # BORDER COLOUR (SHIFTED LEFT BACKG BITS WITH OS IN 88 BITS 0-2 & 6-7) . 89 E_PPC I LINE # OF "CURRENT" LINE IN LISTING EQU BORDCR+1 90 THE VARIABLES FROM (VARS) UP TO & INCLUDING (STKEND) 91 ARE 'MOVABLE' IN THE SENSE THAT THEY ARE ADJUSTED 92 (BY REMGSZ IN MODULE EDIT) WHENEVER STUFF IS 93 1 INSERTED IN OR DELETED FROM RAM. 94 VARS EQU E_PPC+2 : -> 1ST RECORD FOR A VARIABLE (LAST IS 1 BYTE 80H) 95 DEST EQU VARS+2 1 -> VAR MATCHED BY TEMPL CODE 1 OR 4 (TEXT OR RECORD) 96 CHANS_: EQU DEST+2 1 -> CHANNEL DATA (INCLUDING FLOPPY BUFFERS). 97 EACH ITEM COMPRISES: 1 THE ADDRESS OF AN OUTPUT ROUTINE FOR WRCH. 98 2 99 THE ADDRESS OF AN INPUT ROUTINE FOR INCH. 100 A 1-BYTE CODE FOR THE DEVICE TYPE, 2 101 &, WHERE APPROPRIATE, A FILE NAME, ADDITIONAL DATA & A BUFFER. 102 1 103 CURCHL: EQU CHANS_+2 ; -> DATA FOR CURRENT CHANNEL 104 PROG: EQU CURCHL+2 + -> BASIC PROGRAM 105_NXTLIN:_EQU_PROG+2 1 -> NEXT LINE OF SOURCE CODE

I -> TERMINATOR OF LAST DATA ITEM 106 DATADD: EQU NXTLIN+2 107 E_LINE EQU DATADD+2 I -> LINE BEING EDITED 108 K_CURI EQU E_LINE+2 I -> CURRENT CHAR IN INPUT BUFFER ; -> CURRENT CHAR WHEN SYNTAX CHECKING ETC 109 CH_ADD EQU K_CUR+2 110 X PTR EQU CH_ADD+2 I -> 1ST CHAR NOT SYNTACTICALLY OK (O IF ALL OK) 110 X_PTR EQU CH_ADD+2 ALSO STORES (CH_ADD) DURING READ & INPUT 111 . 1 -> TEMPORARY WORK SPACE 112 WORKSPI EQU X_PTR+2 1 -> BOTTOM OF CALCULATOR STACK 113 STKBOT: EQU WORKSP+2 I -> NEXT FREE PLACE ON CALCULATOR STACK 114 STKNXT: EQU STKBOT+2 ALTERNATIVE NAME 115 STKEND: EQU STKNXT 116 ; KEEPS VALUE OF CALCULATOR B REGISTER 117 BREG: EQU STKEND+2 118 MEM1 EQU BREG+1 I -> AREA USED BY CALCTR INSTRS MEMORY & COPY 122L_STR: EQU 2PRINTER BUFFER NOT EMPTY123CAPS_L:EQU 3INSIDE STRING WHEN DOING KB MODE IN LISTCH123CAPS_L:EQU 3CAPITALS SHIFT LOCK ON124RETPOS:EQU 4RETYPE POSSIBLE AFTER SYNTAX ERROR125DELREP:EQU 5DELETE KEY REPEAT (KEY HELD DOWN)126DF_SZ EQU FLA0S2+1# LINE % IN PROGRAM) OF TOP LINE ON SCREEN127S_TOPEQU DF_SZ+1128OLDPPC EQU S_TOP+2ILINE # OF E.G. INTERRUPTED STMT129OSPPC: EQU OLDPPC+2(OLD SUB PPC) STATEMENT MO130FLAGX:EQU OSPPC+1131FLEYFLAGX I MORE FLAGS 119 FLAGS2: EQU MEM+2 FLEX: EQU O FLEXIBLE LENGTH ASSIGNMENT REQUIRED . 131 UNFND: EQU 1 132 1 DESTINATION OF ASSIGNMENT NOT FOUND ţ INPLN: EQU 5 REQ INPUT VALUE RATHER THAN LINE OF PROGRAM 133 ; REQD TYPE IS NUMERIC 134 ;NO: EQU 6 LINPUT (INPUT LINE) RATHER THAN STRAIGHT INPUT 135 LINPLN:EQU 7 : STRLEN: EQU FLAGX+1 I LENGTH OF DESTINATION WHEN STRING TYPE T_ADDR EQU STRLEN+2 I -> NEXT BYTE IN TEMPLATE SEED EQU T_ADDR+2 I LAST RANDOM # BEFORE SCALING FRAMES: EQU SEED+2 I LS 2 BYTES OF 3-BYTE FRAME COUNTER 136 STRLEN: EQU FLAGX+1 137 138 SEED 139 FRAMES: EQU SEED+2

 140
 FRAME2: EQU FRAMES+2
 I MS BYTE OF 3-BYTE FRAME COUNTER

 141
 UDG:
 EQU FRAME2+1
 I -> IST USER DEFINED GRAPHIC

 142
 COORDS:
 EQU UDG+2
 I COORDINATES OF LAST PLOT ETC.: (COORDS) = X-COORD...

 141 UDG: EQU FRAME2+1 142 COORDS: EQU UDG+2 143 \$ (COORDS+1) = Y-COORD.

 144
 P_POSN: EQU COORDS+2
 ; COLUMN NO. OF PRINTER POSN

 145
 PR_CC:
 EQU P_POSN+1
 ; LS BYTE OF ADDRESS OF NEXT CHAR FOR PRINTER

 146
 ECHO_E:
 EQU PR_CC+2
 ; COORDS IN LOWER HALF OF END OF KEYBOARD INPUT BUFFER

 146 ECHO_E: EQU PR_CC+2 1 -> SCREEN CHAR UNDER PRINT CURSOR 147 DF_CC EQU ECHO_E+2

 148
 DFCCL:
 EQU DF_CC+2
 I LIKE DF_CC FOR LOWER HALF

 149
 S_POSN EQU DFCCL+2
 I SCREEN POSN (COL & LINE) OF NEXT CHAR TO BE OUTPUT

 150
 SPOSNL:
 EQU S_POSN+2
 I LIKE S_POSN FOR LOWER HALF

 150 SPOSNE: EQU SPOSNE2 : (SCROLL COUNT) DECREMENTED FOR EACH SCROLL 151 SCR_CT: EQU SPOSNE2 : (SCROLL COUNT) DECREMENTED FOR EACH SCROLL 152 ATTR_P: EQU SCR_CT+1 : CURRENT PERMANENT PRINTING ATTRIBUTES LS BIT OF FOREGROUND COLOUR 153 FOREGI EQU O 5 BLUE: EQU O (INK) 154 . 155 RED: EQU 1 OREEN EQU 2 156 LS BIT OF BACKGROUND COLOUR 157 BACKG: EQU 3 \$ BLUEB: EQU 3 (PAPER) 158 . REDB: EQU 4 159 OREENB: EQU 5 160 161 HILITE: EQU 6 . BRIGHT . • • FLASHI EQU 7 FLASH 162 1 I CURRENT PERMANENT PRINTING ATTRIBUTES MASK: 163 MASK_P: EQU ATTR_P+1 ATTR_T: EQU MASK_P+1 MASK_T: EQU MASK_P+1 P_FLAG: EQU MASK_T+1 I CURRENT TEMPORARY PRINTING ATTRIBUTES MASK I ADDITIONAL FLAGS FOR PRINTING: TEMPORARY FLAGS IN 164 165 166 MASK_T: EQU ATTR_T+1 167 EVEN BITS, PERMANENT FLAGS IN ODD BITS 168 . NEW CHARS XOR'D INTO OLD RATHER THAN BEING LOADED XOR_CH: EQU 0 . 169 3 NEW CHARS INVERTED 170 INV_CH:EQU 2 FOREGROUND := COMPLEMENT OF BACKGROUND Ţ F_CB: EQU 4 171 BACKGROUND := COMPLEMENT OF FOREGROU BOTTOM OF CALCULATOR MEMORY (6 NUMBERS) BACKGROUND := COMPLEMENT OF FOREGROUND B_CF: EQU 6 172 173 MEMBOT: EQU P_FLAG+1 I -> USER'S NMI SERVICE ROUTINE I LAST ADDRESS OF BASIC SYSTEM AREA 174 NMIADD: EQU MEMBOT+30 175 RAMTOP: EQU NMIADD+2 I LAST ADDRESS OF BASIC SYSTEM 176 P_RAMT: EQU RAMTOP+2 I -> LAST BYTE OF PHYSICAL RAM

178 **##### ADDITIONAL** 179 ERR_LNI EQU P_RAMT+2 IPOINTER TO ON ERROR LINE NUMBER FOR A GO-TO. ERR_CI EQU ERR_LN+2 ERR_SI EQU ERR_C+2 180 ISTORE LINE NUMBER IN WHICH ERROR OCCURRED 181 .C+2 ISTORES STATEMENT NUMBER IN WHICH ERROR OCCURRED ERR_S+1 ISTORE FOR 'ERROR TYPE' AFTER A 'ON ERR' ERR_T: EQU 182 183 SYSCON: EQU ERR_T+1 ISYSTEM CONFIGURATION TABLE. 184 MAX_BANKI EQU SYSCON+2 ILARGEST BANK NUMBER ASSIGNED CURCENI EQU MAX_BANK+1 185 I BANK NUMBER OF THE CURRENT CHANNEL 186 MSTBOT: EQU CURCBN+1 IADDRESS OF LOCATION ABOVE MACHINE STACK 187 VIDMOD: EQU MSTBOT+2 188 : NOTE: UNUSED BYTE AFTER VIDMOD 189 190 ARSBUF: EQU VIDMOD+2 POINTER TO AROS BUFFER. 191 ARSFLO: EQU ARSBUF+2 AROS FLAG - BIT 7 SET INDICATES AROS PRESENT. 192 BIT 4 SET INDICATES NXTLIN POINTING TO AROS. IBIT 3 SET INDICATES DATADD POINTING TO AROS. 193 194 THESE BITS BECOME IMPORTANT FOR THE INSERT ROUTINE I (POINTERS POINTING TO AROS SHOULD NOT BE UPDATED 195 196 FOR AN INSERTION INTO RAM). 197 ADATLN: EQU ARSFLG+1 POINTER TO THE START OF THE CURRENT DATA LINE 198 (AROS ONLY) 199 DTLNLN: EQU ADATLN+2 ILENGTH OF THE CURRENT DATA LINE (AROS ONLY). STRMNM: EQU BTLNLN+2 200 CURRENT STREAM NUMBER, USED FOR BUS EXPANSION 201 202 MSTACK: EQU 6200H ILOCATION ABOVE MACHINE STACK 203 DRIVES: EQU 6840H ISTART OF 'DRIVES' AREA 204 BANK_ENABLE EQU 6499H 205 CALL_BANK EQU 6500H 206 MOVE_SZ FOU DRIVES-6000H 207 DEST7 EQU OFFFFH-MOVE_SZ+1 208 FIX EQU DEST7-6000H 209 CALL_VBANK EQU CALL_BANK+FIX 210 GOTO_BANK EQU ADDRESS OF "GO TO BANK" BANK SWITCHING 6572H 211 : AWARD. XFER_BYTES 212 FOIL 6722H INDIRECT DATA TRANSFER BETWEEN BANKS. 213 GOTO_EXT EQU 6815H IFOR INITIALIZATION CODE IN HOME BANK 214 **I EXTENTION.** 215 SLVM EQU **OIABH** ADDRESS OF TAPE ROUTINES FOR SAVE, LOAD 216 I VERIFY AND MERGE COMMANDS. 217 BLDSCT EQU 09F4H ADDRESS OF INITIALIZATION ROUTINE TO 218 I BUILD THE SYSTEM CONFIGURATION TABLE. 219 RESSCI ADDRESS OF RESET ROUTINE TO ADD DEVICES EQU OC4CH 220 PASSING ADDRESS OF ROUTINE TO PUSH PARAMETERS TO EQU OF 09H J THE BEU ROUTINES ONTO THE MACHINE STACK. 221 222 223 224 225 ; OTHER EQUATES 226 227 ; RESTARTS 228 229 ERROR EQU 8 230 WRCH EQU 16 IGN_SP: EQU 24 231 232 NXT_IS: EQU 32 CALCTR: EQU 40 233 . COPYUP: EQU 48 234 235 236 NOSIZE EQU 5 # # OF BYTES IN A FLOATING POINT NUMBER EQU '0' 237 DIGIT I DIGIT+N IS CODE FOR DIGIT N LETTER EQU O I LETTER+'ALPHA' IS CODE FOR LETTER ALPHA 238 NO. CONSECUTIVE TIMES KB SWITCH FOUND OPEN BEFORE 239 DEBDEL: EQU 5 240 KEY RECKONED RELEASED. 241 242 (CONTROL CHARACTERS (APPEARING ON STREAM) 243 244 COM_CC: EQU 6 I PRINT COMMA 245 EDT_CC: EQU 7 I EDIT 246 BS_CC: EQU 8 I BACKSPACE (CURSOR LEFT) CRT_CC: EQU 9 247 **CURSOR RIGHT** 248 CD_CCI EQU OAH 249 CU_CCI EQU OBH I CURSOR DOWN I CURSOR UP

177

250 RUB_CCI EQU OCH I RUBOUT 251 CR_CC: EQU ODH I CARRIAGE RETURN (NEWLINE) 252 NIZ EQU CR_CC 253 SLUG: EQU OEH FRECEDES 5 BYTES OF SLUG 254 FORECC: EQU 10H : FOREGROUND 255 : THE CONTROL CHARS FOR FORE, BACK, FLASH, BRIGHT, 256 1 INVERT & OVER ARE CONSECUTIVE IN THAT ORDER. 257 AT_CCI EQU 16H I PRINT AT 258 TAB_CC: EQU 17H I PRINT TAB 259 260 # CONTROL CHARACTERS (RECEIVED FROM KEYBOARD) 261 262 STY_KC: EQU O \$ STEADY 263 FSH_KC: EQU 1 I FLASH 264 LOL_KC: EQU I LOWLIGHT 2 265 HIL_KC: EQU 3 # HIGHLIGHT NLV_KC: EQU 4 INV_KC: EQU 5 266 I NORMAL VIDEO 267 INVERSE_VIDED CSL_KC: EQU 6 268 I CAPS SHIFT LOCK TOOGLE 269 TM_KC: EQU OEH **# TOKEN MODE** 270 GRM_KC: EQU OFH I GRAPHICS MODE FG_KC: EQU 10H BG_KC: EQU 18H 271 **FOREGROUND BLACK** 272 I BACKOROUND BLACK 273 274 SPACE: EQU / / 275 EQU /"/ QUOTE I STRING QUOTE 276 DOLLAR EQU 'S' I DOLLAR SIGN 277 COLON: EQU /:/ 278 EQU /, / COMMA 279 KET. EQU () / 226 227 RESTARTS 228 229 ERROR: EQU 8 230 WRCHI EQU 16 IGN_SP: EQU 24 231 232 NXT_IS: EQU 32 233 CALCTR: EQU 40 COPYUP: EQU 48 234 235 236 NOSIZE EQU 5 # OF BYTES IN A FLOATING POINT NUMBER 237 DIGIT EQU 101 I DIGIT+N IS CODE FOR DIGIT N LETTER EQU O 238 I LETTER+'ALPHA' IS CODE FOR LETTER ALPHA 239 DEBDEL: EQU 5 I NO. CONSECUTIVE TIMES KB SWITCH FOUND OPEN BEFORE 240 KEY RECKONED RELEASED. . 241 (CONTROL CHARACTERS (APPEARING ON STREAM) 242 243 244 COM_CC: EQU 6 I PRINT COMMA 245 EDT_CC: EQU 7 I EDIT 246 BS_CC: EQU 8 # BACKSPACE (CURSOR LEFT) CRT_CCI EQU 9 247 I CURSOR RIGHT CD_CC: EQU OAH 248 # CURSOR DOWN CU_CC: EQU OBH 249 I CURSOR UP 250 RUB_CC: EQU OCH I RUBOUT 251 CR_CC: EQU ODH # CARRIAGE RETURN (NEWLINE) 252 NLI EQU CR_CC 253 SLUG: EQU OEH I PRECEDES 5 BYTES OF SLUG 254 FORECC: EQU 10H I FOREGROUND 255 I THE CONTROL CHARS FOR FORE, BACK, FLASH, BRIGHT, 256 2 INVERT & OVER ARE CONSECUTIVE IN THAT ORDER. 257 AT_CC: EQU 16H **# PRINT AT** 258 TAB_CC: EQU 17H I PRINT TAB 259 260 : CONTROL CHARACTERS (RECEIVED FROM KEYBOARD) 261 262 STY_KC: EQU 0 1 STEADY 263 FSH_KC: EQU 1 1 FLASH 264 LOL_KC: EQU 2 I LOWLIGHT 265 HIL_KC: EQU 3 + HIGHLIGHT 266 NLV_KC: EQU 4 I NORMAL VIDEO INV_KC: EQU 267 5 **INVERSE VIDEO**

268	CSL_KC:	EQU	6	Ŧ	CAPS SHIFT LOCK TOOGLE
269	TM_KCI	EQU	OEH	1	TOKEN MODE
270	ORM_KCI	EQU	OFH	ŧ	ORAPHICS MODE
271	F0_KC:	EQU	10H	1	FOREGROUND BLACK
272	BG_KC1	EQU	18H	4	BACKOROUND BLACK
273					
274	SPACE			_	
275 276	QUOTE DOLLAR		· · • ·		STRING QUOTE
277	COLON:		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Ţ	DOLLAR SIGN
278	COMMA				
279	KET	** ** *	·) ·		
280	BRA		10		
281	GT I		is.		
282	MINUS		1-1		
283	EQUAL		1=1		
284	PLUS		***		
285	STROKE				
286	POWER				
287 288	POINT		· · ·		
289	SHARP: STD_GR:	EQU			PRESTEL CODE FOR 101
290	UD_GRI	EQU			1ST STANDARD GRAPHIC 1ST USER-DEFINED GRAPHIC
291	002011	240	7011	•	191 OSEK-DEFINED ORMENIC
292			I TOKENS		
293					
294	TOKOI	EQU	OASH	1	1ST TOKEN
295	RNDTOK			ł	'RND'
296	INKEY:		0A6H	-	'INKEY\$'
297	PII		0A7H	-	'PI'
298	FN_TKI		OABH		'FN'
299	PNT_TK:				'POINT'
300	SCRNTK:				SCREEN\$
301 302	ATTRTK:		OACH		'ATTRT'
302	TOK_FN:			•	'AT' 1ST TOKEN TO REQUIRE A SPACE AFTER
304	TAB		OADH		TAB'
305	VALSTK			;	'VALS'
306	LO_MON:			-	TOKEN FOR 1ST MONADIC OPTR AFTER VALS (CODE)
307	BIN_TK:				
308	OR_TK#	EQU	OC5H	1	'OR' NB THE TOKENS FOR OR, AND, <=, >=, <> ARE
309				•	CONSECUTIVE IN THAT ORDER.
310	LINETK				'LINE'
311	THEN		OCBH	-	THEN?
312	TOF		OCCH	1	
313 314	STEP: DEFTK:		OCDH		'STEP'
	MIN_KWI			•	'DEF' 1ST TOKEN THAT IS A KEYWORD RATHER THAN OPERATOR
	CAT_TK:				CAT'
317	FORMTK				FORMAT'
	MOVETKI				'NOVE'
319	DEL_TKI				'DELETE'
320	OPN_TK:			8	'OPEN'
	-CLO_TKI-				1CLOSE1
322	MGE_TK:			-	'MERGE'
323 324	VFY_TK:			-	VERIFY'
325	BEEPTK:			•	1BEEP 1 1ARC1
326					'FOREGROUND' NB THE TOKENS FOR FORE, BACK, FLASH,
327				• •	
328				1	ORDER.
329	INVTOKE	EQU		-	'INVERT'
	OUT_TKI				'OUT'
331	LPR_TK:			1	'LPRINT'
332					'LLIST'
333	STOPTK:				1STOP1
334	READTK				<pre>/READ/ /DATA/</pre>
335 336	DATATK: RESTTK:				'DATA' 'RESTORE'
336 337	NEXTOK				'NEXT'
338	DUMPTK				COPY /
339					
340	BORDPT	EQU	OFEH	•	OUTPUT PORT FOR SETTING BORDER COLOUR

-

 341
 PR_IN:
 EQU OFBH
 I FOR INPUT FROM PRINTER

 342
 PR_OUT:
 EQU OFBH
 I FOR OUTPUT TO PRINTER
 343 KB_PT: EQU OFEH I INPUT PORT FOR READING KEYBOARD I OUTPUT PORT FOR TAPE I INPUT PORT FOR TAPE I TAPE INPUT BIT IN (I_PORT) 344 O_PORT: EQU OFEH I_PORT: EQU OFEN 345 346 TAPE_I:EQU 6 347 ****ADDITIONAL 348DKHSPT: EQU OF4HI DOCK HORIZONTAL SELECT PORT349BDATPT: EQU OFCHI EXPANSION BANK DATA PORT ; EXPANSION BANK DATA PORT ; EXPANSION BANK COMMAND PORT 350 BCMDPT: EQU OFDH 351 HREXPT: EQU OFFH HOME ROM EXPANSION BANK PORT 352 **** 353 354 (OFFSETS FROM (CHANS) OF PERMANENT CHANNELS 355 356 CHAN_K: EQU O # KEYBOARD 357 CHAN_S: EQU 5 : TV SCREEN (UPPER HALF) 358 CHAN_R: EQU 10 **FRAM INSERTION** 359 CHAN_PI EQU 15 **‡ ZX PRINTER** 360 361 CH_SET: EQU 4000H-96#8 ; ADDRESS OF CHARACTER SET (STARTING WITH SPACE) 362 *EJECT 363 364 CALCULATOR COMMANDS. IN THE DESCRIPTIONS, T & S STAND FOR 365 I THE TOP & SECOND FROM TOP ON THE CALCULATOR STACK. 366 I WHERE NECESSARY, FULLER DESCRIPTIONS CAN BE FOUND AT THE 367 I CODE FOR THE RELEVANT ROUTINES. 368 369 THE FOLLOWING COMMANDS HAVE THE STACK POINTERS HE & DE (BUT 370 I NOT (STKNXT)) DECREMENTED FOR THEM BY CALCTR BEFORE THEY 371 I ARE CALLED (STKDWN). 372 IFJUMP: EQU 0 IS,T -> SI RELATIVE JUMP CONDITIONAL ON VALUE OF T. 373 374 EXCHI EQU IFJUMP+1 (EXCHANGE) S.T -> T.S 375 LOSE: EQU EXCH+1 15,T -> S 376 SUB* I (SUBTRACT) S.T -> S-T EQU LOSE+1 377 TIMES: EQU SUB+1 EQU SUB+1 :S,T -> S*T EQU TIMES+1 :(DIVIDE) S EQU DIV+1 :S,T -> S*** 378 DIV: + (DIVIDE) S.T -> S/T 379 POWER: EQU DIV+1 15.T -> S##T 380 OR: IS,T -> S OR T (SEE OR). EQU POWER+1 381 EQU OR+1 AND IS,T -> NUMERICAL S AND T (SEE NOAND). 382 GT1 EQU AND+4 18,T -> NUMERICAL S>T 383 15 NUMERIC COMPARISON OPERATIONS HAVE NOT BEEN GIVEN 384 : MNEMONICS. S,T -> S^T WHERE ^ IS <=,>=,<>,>,< OR = 385 I SEE CMPRSN. 386 ADD: EQU AND+7 15,T -> S+T 387 STGAND: EQU ADD+1 ISS.T -> SS ANDS T (SEE STGAND). 388 16 STRING COMPARISON OPERATIONS WITHOUT MNEMONICS. 389 CONCAT: EQU STGAND+7 15\$,T\$ -> S\$ +\$ T\$ 390 391 FORDINARY OPERATIONS WITHOUT STKDWN. 392 393 VALSI EQU CONCAT+1 ITS -> VALS TS 394 USRS: EQU VALS+1 ITS -> ADDRESS OF BIT PATTERN FOR CORRESPONDING 395 USER-DEFINED GRAPHIC 5 396 INKEY: EQU USRS+1 IT -> INKEYS #T 397 NEGATE: EQU INKEY+1 1T -> .-T EQU NEGATE+1 398 CODE: LO_MON: EQU CODE ITS -> CODE TS 399 TOPERATION CODE FOR LO_MON 400 EQU CODE+1 ITS -> VAL TS 401 LEN: EQU VAL+1 ITS -> LEN TS EQU LEN+1 402 SINI IT -> SIN T 403 COS: IT -> COS T IT -> TAN T EQU SIN+1 EQU COS+1 404 TAN: 405 ASNI EQU TAN+1 IT -> ARCSIN T 406 ACS: EQU ASN+1 IT -> ARCCOS T 407 ATNE EQU ACS+1 IT -> ARCTAN T EQU ATN+1 IT -> LN T 408 LN: 409 EXPI EQU LN+1 IT -> EXP. T 410 INT: EQU EXP+1 I (INTEGER PART) T -> INT T 411 ROOT EQU ROOT+1 EQU INT+1 IT -> SQUARE ROOT OF T 412 SON

1

```
413 ABS:
             EQU SGN+1
                              (ABSOLUTE) T -> \T\
414 PEEK:
             EQU ABS+1
                              T -> PEEK T
415 IN:
             EQU PEEK+1
                              IT -> IN T
             EQU IN+1
                              IT -> USR T
416 USR1
417
     STR:
             EQU_USR+1
                              IT -> STR$ T
418 CHR:
             EQU STR+1
                              T -> CHR$ T
419 NOT:
             EQU CHR+1
                              T \rightarrow BOOLEAN (T = 0)
420 ZERO?: EQU NOT
421
    DUP
             EQU NOT+1
                              (DUPLICATE) T -> T,T
422
     INTDIV: EQU DUP+1
                              I(INTEGER DIVISION) S.T -> S MOD T, INT(S/T)
423 JUMP: EQU INTDIV+1
                              IPROGRAMME CONTROL - RELATIVE JUMP BY FOLLOWING BYTE
424 LITERAL: EQU JUMP+1
                              STACKS FOLLOWING NUMBER.
425 LOOP: EQU LITERAL+1
                              ILIKE ZILOG DUNZ
426 MINUS?: EQU LOOP+1
                              IT -> BOOLEAN (T < O)
427 PLUS?: EQU MINUS?+1
                              T -> BOOLEAN (T > 0)
                              IRETURNS CONTROL TO 280
428 QUIT:
             EQU PLUS7+1
429
     ANGLE: EQU QUIT+1
                              T \rightarrow Y WHERE -1 \leftarrow Y \leftarrow +1 & SIN T = SIN (PI/2+Y)
430
                              I MEMORY O I = TRUE IF T IN 2ND OR 3RD QUADRANT
431
    TRUNC: EQU ANGLE+1
                              :(TRUNCATE) T -> INTEGER TRUNCATION OF T TOWARDS 0.
432 XEQTB: EQU TRUNC+1
                              (EXECUTES (BREG) AS A CALCULATOR INSTRUCTION
433 XEY:
             EQU XEQTB+1
                              $S,T -> S # 10##T
     FLOAT: EQU XEY+1
434
                              IT FORCED INTO FLOATING POINT FORM
435
436
                      THE FOLLOWING COMMANDS HAVE ADDED TO THEM AN OPERAND, N.
437
438 CBSV: EQU 80H
439 CONST: EQU CBSV+20H
                              SUMS N TERMS OF CHEBYSHEV SERIES (SEE CBSV).
                              I (CONSTANT) T -> T, NTH CALCULATOR CONSTANT
      MINUS1: EQU CONST+6
440
                              ICALCTR CONSTANT EQUAL TO -1
441
    COPYE
             EQU CONST+20H
                              IT -> TI T COPIED TO NTH CALCULATOR MEMORY
442
     MEMORY: EQU COPY+20H
                              IT -> T, CONTENTS OF NTH CALCULATOR MEMORY
443
444
    OP_TK: EQU LO_MON-LO_MON
                                       I TOKEN FOR MONADIC OPTR C IS OP_TK+C
445 HI_MON: EQU OP_TK+CHR : TOKEN FOR LAST MONADIC OPTR EXCEPTING NOT
446
    MONOP: EQU LO_MON.OR.OCOH
                                     OPERATION CODE FOR LOLMON, TOP 2 BITS SET.
   LONOMO: EQU OP_TK+SIN : TOKEN FOR 1ST (NUMBER) NUMBER OPTR AFTER -
HINOMO: EQU OP_TK+USR : TOKEN FOR LAST (NUMBER) NUMBER OPTR
447
448
449
450 #LIST ON
```

APPENDIX C

The entirety of Appendix C (pages 158 to 287) has been excluded primarily because of its length and because of the poor print quality. My OCR software would not accept it and including these pages as images would unacceptably expand the girth of this file.

Appendix C-1: Assembly source to support the 64 column mode
Appendix C-2: Assembly source to support 80 columns in the 64 column mode
Appendix C-3: Assembly source to support 40 columns in the 32 column mode
Appendix C-4: Assembly source to support the dual screen mode
Appendix C-5: Assembly source for sprite graphics in the 32 column mode

Much of this software is still bugged. Appendix C-5 was debugged and eventually released as "Sprites 2068" by a third party. Timex of Portugal also released "Basic 64" which supported 64, 80, 128 column text and BASIC graphics commands (CIRCLE, DRAW, etc.) in the 64 column mode, though written for the TC2048 and therefore must be run using a Spectrum emulator on the TS2068. A third party released OS64 on cartridge, an expansion to BASIC that allowed it to operate in the 64 column mode.

4	Reserved	ATTST	239A		E 89C	ATTROP	5080	•	Reserved
c	Reserved	CALCAT	E414	CALCAI	8422	CALCPO	ETAP	CHRSET	3000
CHTEL	2290	CONVEN		CURPCS	2115	0	Reserved	DFADFS	2897
t	Reserved	ERRRET	2908	GCSETI	E994	GETSCH	691#	600046	E904
GRPHST	E934	GRPST	EAJA	GRTSC	2492	GTCHL	8928	670=2	6934
GTCH23	8944	GTCH3	1948	GTCH31	£94£	GTCH32	8969	GTCH4	6968
GTCHS	8989	GTCH6	2998	GTINDE	6898	N	Reserved	Ĺ	Reserve
LOATTR	8424	LOPOSN		LINLEN	2894	LNBU	698C	, in the second s	Reserved
MASKB	E899	MASKEP	SCOL	PSW	Asser	PAPLAS	5091	SCRSZ	0318
SETSPR	6908	5.0	Reserved	STPOSH	E 907	1000	5678	UPDATT	6967
UPDATE	2406	UPDAT2	EALZ	UPDPCS	6944	000010	3002	WACHNY	2903
RCHOL	£ 8 A 3	WRCH11	6988	WACHIE	ESCO	WACH13	ESC4	WRCH14	ESGA
WRCH15	6809	WRCH2		HECHA	11/4	WRCHS	EFFE	WRCHT	EBPA
WRITES									


No errors detected

APPENDIX D

TS2068 PCB Assembly and Schematic Diagram

The following Appendix contains the PCB Assembly Drawing, the PCB Parts List, and PCB Schematic Diagram (a "fold-out" page located just inside the back cover). The Table below contains some corrections to the Schematic Diagram.

TS2068 PCB Schematic Diagram Corrections



TS2068 PC BOARD COMPONENT LAYOUT

TS2068 PARTS LIST

DESCRIPTION	COMPONENT DESIGNATION	QTY per assy	COMMENTS
(Fabrication and Artwork)			REV 3A
CAP. 0.1 uf, Ceramic, Axial	C2, 7, 9, 16, 24, 30 31, 34, 35, 37, 39, 43	23	-20 +80% or GMV
TEMP Z5U	44, 48, 49, 50, 51, 52 53, 54, 55, 56, 57		
CAP. 0.01 uf, Ceramic, Axial	C11, 12, 14, 33, 61 62, 68, 69	8	-20 +80% or GMV TEMP Z5U
CAP. 0.001 uf, Ceramic, Axial	C8 , 45, 46, 47	4	-20 +80% or GMV TEMP Z5U
CAP. 0.047 uf, Ceramic, Axial	c10, 15, 74, 75	4	-20 +80% or GMV TEMP Z5U
CAP. 20pf Ceramic Axial	C23	1	-20 +80% or GMV TEMP Z5U
CAP. 39pf Ceramic Axial	c20	1	NPO
CAP. 43pf Ceramic Axial	C1 9	1	NPO
CAP. 56pf Ceramic Axial	C25	1	NPO
CAP. 75pf Ceramic Axial	C32	٦	NPO
CAP. 120pf Ceramic Disc	C59, 63, 64, 65, 72 73	6	-20 +80% or GMV TEMP Z5U
CAP.470uf, 25V AL Electro- lytic Axial	c3	1	
CAP. 1 uf, 16V MIN AL Electro- lytic Axial	c21	1	
CAP. 47 uf, 16V MIN AL Elec- trolytic Axial or Radial	c41	١	
CAP. 1000 uf, 12V MIN AL Electrolytic Axial	c40	1	LOW ESR
CAP. 1000 pf, 50V MIN FILM MULAR	C36	1	+/- 20%
CAP. 100 uf, 10V MIN AL Elec- trolytic Axial	C58, 67	2	
CAP. 6-50 pf, TRIMMER	C5, 18	2	NPO
CAP. 0.47 uf Ceramic Axial	C60	1	-20 +80% or GMV TEMP Z5U
CAP. 33 uf TANTALUM	c71	1	+/- 20%

	COMPONENT	QTY	
DESCRIPTION	DESIGNATION	PER ASSY	-20 +80% COMMENTS
68 pf Ceramic Axial	c/o	1	TEMP Z5U 20 80% or GMV
CAP. 24 pf Ceramic Axial	c29, 27	2	-20 or GMV TEMP Z5U
CAP. 47 pf Ceramic Axial	C28	1	- 20 +80 or GMV TEMP Z5U
RES. 300 OHM, 1/4W, +/-5%, CF	R23	1	
RES. 200 OHM, 1/4W, +/-5%, CF	R19, 50, 54, 55	4	
RES. 100 OHM , 1/4W, +/-5%, CF	R58	1	
RES. 240 OHM, 1/4W, +/-5%, CF	R24, 28, 56, 57	4	
RES. 68 OHM, 1/4W, +/-5%, CF	R2	1	
RES. 680 OHM , 1/4W, +/-5%, CF	R13 68	2	
RES. 390 OHM , 1/4W, +/-5%, CF	R74'	1	
RES. 1K OHM, 1/4W, +/-5%, CF	R11 , 33, 34, 35, 36	8	
DEC 1 5K OIRA 1/AW ./ 5% CE	38, 42, 62	٢	
RES. 1. 5K OHM 1/4W +/-5%, CF	R41 R90 20	2	
RES. 1. 8K OHM, 1/4W, +/-5%, CF RES. 620 OHM, 1/4W, +/-5%, CF	R29, 30 R52	2 1	
RES. 2K OHM, $1/4W$, $+/-5\%$, CF	R32 R22	1	
RES. 3K OHM , $1/4W$, $+/-5%$, CF	R32	1	
RES. 2. 2K OHM , $1/4W$, $+/-5\%$, CF	R61	, 1	
RES. 110 OHM, 1/4W, +/-5%, CF	R53	i	
RES. 510 OHM, 1/4W, +/-5%, CF	R69	1	
RES. 5. 1K OHM, 1/4W, +/-5%, CF	R31	1	
RES. 10K OHM, 1/4W, +/-5%, CF	Rl 6, 40, 60, 70	4	
RES. 13K OHM, 1/4W, +/-5%, CF	R26, 27	2	
RES. 20K OHM, 1/4W, +/-5%, CF	R44, 45	2	
RES 62K OHM, 1/4W, +/-5%, CF	R9 , 73	2	
RES. 100K OHM, 1/4W, +/-5%, CF	R15, 49	2	
RES. 220K OHM, 1/4W, +/-5%, CF	R43	1	
RES. 75 OHM , 1/4W, +/-5%, CF	R46, 67	2	
RES. 1. 10K OHM 1/4W , +/-1%, MF	R6	1	
RES. 3. 32K OHM 1/4W +/-1%, MF	R5	1	
RES. 10K OHM VARIABLE. LINEAR	VR1. 2, 3	3	
	CF R4	1	
RES. 56 OHM, 1/4W, +/-5%, CF	R65 , 71	2	
RES. 0.110 OHM, 3W, +/-5%, Wire Wound	RI	1	
RES. 20 OHM, 1/4W, +/-5%, CF	R63	1	
RES. 82 OHM, 1/4W, +/-5%, CF	R64	1	
RES. 22 OHM 1/4W +/-5%, CF	R66	1	
RES. 680K OHM, 1/4W, +/-5%, CF	R14	1	
RES. 47K OHM, 1/4W, +/-5%, CF	R48	1	
RES. 390K OHM, 1/4W, +/-5%, CF	R72	1	
RES. 6. 8K OHM, 1/4W, +/-5%, CF	R12	1	


DESCRIPTION	COMPONENT DESIGNATION	QTY Per Assy	COMMENTS
DÍODE IN4148	R4, 5, 6, 7, 8, 9, 10 11, 12, 13, 14, 15, 16 17, 18, 19, 20, 21, 22 23, 24, 25, 26, 27, 28	25	
DIODE, Schottky 1N5821 or equivalent	CR1		
IC, UA 78S40 NPC, Switching Regulator	Ul	1	
IC, SCLD	u3	1	
IC, LM1889N, Video Modulator	u4	1	
IC, 74LS244N	u5	1	
IC, TM54416-15 (150NS) MDS Dynamic RAM	U6, 7	2	
IC, UA 78L12 Regulator	U8		
IC, 74LS245	u9, 15	2	
IC, 74LS157N	Ul 0, 11	2	
IC, TM54416-20 (200NS) MDS Dynamic RAM	U12, 13, 17, 18	4	
IC,AY-3-8912, Sound Gen. and I/O Port	u14	1	
IC, 23128 Mask ROM (16K X 8)	U16	٦	
IC, CPU Z80A	u19	1	
IC, 2364 Mask ROM (8K X 8)	u20	1	
IC, 7 4LSOO	u21	ו	
TRAN. PNP D43Cl TRAN. PNP 2N2907 TRAN. PNP 2N3904 TRAN. PNP 2N2222	01 03 07, 8 05, 4, 2	1 1 2 3	
	v * *		

DESCRIPTION	COMPONENT DESIGNATION	QTY per assy	COMMENTS
EMI Filter(Bifiler) 2.2mh	Ll	1	
Inductor 230 uh Inductor .33uh Axial Inductor .12uh	L2 L3, 4 L6, 7	1 2 2	
Crystal Oscillator 14.112 MHz	Yl	1	
Crystal Oscillator 3.579545 MHz	Y2	1	
Switch SPDT, Rocker	SVE	1	
Switch Channel Select, SPDT Slide	SW	1	
Video Jack Insulation Pad		١	Under J7
Jack, Right Angle RCA Video Jack	J7	1	Monitor
Jack, Mini Phone, EAR & MIC	J2, 3	2	Таре
Jack, COAX, DC Power, 2 1/2 MM Pin	Л	1	
Jack, Phono	J8	1	Assembled to Shield, R.F.
Connector, Cartridge 2 X 18 Pin 0.1" Space	J4	1	Key between Contact 486
Connector, Flex Cable 14 Pin	J9	1	Keyboard
Connector, Joystick 9-Pin Male (D Type)	J5, 6	2	Joysti cks
Shield, R.F. Button Shield, R.F. Top		1 1	
Heat Sink	HSI	1	
Heat Sink Insulation Pad			

DESCRIPTION	COMPONENT DESIGNATION	QTY per assy	COMMENTS
Socket, XC, 28 Pin		2	
Socket, IC, 40 Pin		1	
Speaker, 45 OHM, Mylar Cone		1	
Jumper Wire	WI, 2, 50	3	
Ferrite Bead	L5, 8	2	
PC Board Assenbly, Daughter		1	

APPENDIX E

Expansion Buss Comparison of TS2068, Sinclair Spectrum and ZX81




APPENDIX F

August 1985 Bob Orrfelt

TS2068 MODIFICATIONS FOR EPROMS

There are a number of errors in the TS2068 Home ROM and the Extension ROM. The errors can be corrected by using EPROMs. The following modifications are necessary:




Non-comnonent side of the pcb.

0. Remove ROMs.

1. Cut the trace between U20-26 and U20-27

2. Jumper pins 1 to 28 to 27 on each socket.



Component side of pcb.

- 3. Remove the two zero ohm resistors Wl and W2.
- 4. Cut the trace just above and to the left of hole A.
- 5. Add a jumper from hole A to the trace. This connects MREQ to U16 pin 22.
- 6. Add a jumper from hole C to hole B. This connects ROMCS to U16 pin 20.
- 7. Use a 27128 (16K) EPROM for U16.
- 8. Use a 2764 (8K) EPROM for U20.

October 1985 Bob Orrfelt

Proposed	TS2068 Home ROM	Corrections and Improvements
NMI fix. 006d 28 0 1	JR Z,0070H	
DELETE delay 0351 010100 0355 08 0355 79 0356 80 0357 20FB 0359 F1 0359 F1	LD BC,0001H DEC BC	USR chunk selection. 389F E660 AND 60H 38A1 2818 JR Z,38BEH 38A3 D640 SUB A,40H 38A5 FAB738 JP M,38B7H
Optional turn (Last. charact) 1118 Property 1128 Orrfelt . 1138 1138	an message. er add 80H) y of Bob	38A1 2818 JR 2,38BEH 38A3 D640 SUB A,40H 38A5 FAB738 JP M,38B7H Fix for Oliger EPROM programer. (see May 85 Syncware, page 14) 002B 84 DB 34H 002C 87 DB 37H 002D 8B DB 8BH 002E 8D DB 8BH 002F 92 DB 92H
33F3 B3		for EPROM programmer. D9 EXX 37B9 212B00 LD 2002BH 37BC 35 ADD A,L 37BD 6F LD L,A 37BE 6E LD (HL)
35E2 181A 35E4. F1 35E5 77 35E6 23 35E7 73 35E8 23 35E9 72 35EA 2B 35EB 2B 35EC 2B 35ED D1 35EE C9	JR 35FEH POP AF LD (HL),A INC LD (HL). INC HL LD (HL),D DEC HL DEC HL DEC HL POP DE RET	378F 2636 LD ,36H 37C1D9 EXX 37C2AF XORA 37C3C9 37C4 NOP
35EF F1 35F0 2B 35F1 3691 35F4 3680 35F4 3680 35F6 3C 35F7 18ED	POP AF DEC LD (HL),91H INC LD (HL),80H INC A JR 35E6H	

35F9 35FD

blank s

NOTES

