## TS2068 Technical Manual

This is the second edition of the manual published by Time Designs Magazine (now defunct). It is based on the original blue manual released by Timex Computer Corp. shortly before it folded. Aside from a page renumbering and some sections that were added in the second edition, there is not a lot of difference between the two.

This doc was captured using Adobe Acrobat 3.0, the only software I could find that did a half-decent job. There are still numerous errors where Acrobat got confused, but I'm too lazy to fix them.

Alvin 05/ 10/98
aralbrec@concentric. net

TIMEX SINCLAIR 2068
PERSONAL COLOR COMPUTER

## TECHN CAL REFERENCE MANUL

Prepared by
V. C. Corcoran and
M $\mathbf{H}$ Branigin

## TI MEX COMPUTER CORPORATI ON <br> Vaterbury CT 06720

© May 1984
Second Edition Printing Published Exclusively by: TIME DESIGNS MAGAZINE CO. COLTON, OREGON 97017

## PREFACE

This manual is dedicated to the many individuals associated with the Timex Computer Corporation in the development and production of the TS2068. Our special thanks to Nan Parsons who prepared the TS2068 Schematic and other drawings used in this manual.

While every effort has been made to make this document complete and accurate, use of the technical information contained herein is at user's sole risk. The Timex Corp. or its affiliates, and Time Designs Magazine Company assume no responsibility or liability for the safety or performance of any product manufactured relying on the technical data contained herein, or any liability, loss, damage, or expense sustained by reason of any claim that such products infringe any patent or other industrial property right.

The Second Edition of this Technical Manual has been reedited by Tim Woods. Special thanks to Bob Orrfelt and Dave Clifford for technical assistance.

If you would like to receive information on a magazine and other publications for the Timex Sinclair 2068, direct your inquiry to: Time Designs Magazine Company, 29722 Hult Rd., Colton, OR 97017.

[^0]TARLE OF CONTENTS
1.0 I NIRODUCTI ON ..... 1
1.1 TS 2068 Overvi ew 1
1.1.1 Hardware Overvi ew1.1.2 System Sof tuare Overvi ew1.1.3 Cartridge Software Overvi ew
20 HARDMARE GU DE 7
2.1 Maj or Harduare Functions 7
2.1.1 AC Adapter
2.1.2 Vol tage Regul ation
2.1.3 Z80A CPU
2. 1.4 ..... ROM2.1.5 32K RAM2.1.6 Programmble Sound Generator
2.1.7 Joystick Port
2. 1. 8 Control Logic
2.1.9 Keyboard
2. 1. 10 16K Vi deo Displ ay RAM
2.1.11 Vi deo Generation
2. 1. 12 Cassette I/O
2. 1. 13 Port Map
2. 2 Schenatic (see inside back cover and Appendix D)
2. 3 Unit Absol ute Ratings ..... 53
2.4 Interfaces and Connectors ..... 53
2. 4.1 System Bus Connector - Pl
2. 4.22.4.3 Cassette I/O
2. 4.4 J oystick2.4.5 Composite Mbnitor Output
2. 4.6 RF Output
Keyboard I nterface Connect or • J9 2.4.7AC Adapter Power Pl ug
3. 0 SYSTEM SOFTMARE GU DE ..... 65
3.1 I dentifier ..... 65

## ( conti nued)

3. 2 ROM Organi zation and Servi ces 65
3.2.1 Hone ROM
3.2.1.1 Fi xed Entry Points
3.2.1.2 BASIC AROS Support
3.2.1.3 General
3.2.2 Extensi on ROM
3.2.2.1 Fi xed Entry Points
3.2.2.2 General
3.2.2.3 Vi deo Mbde Change Service
4. 2. 2. 4 Extensi on ROM I nterface Routi ne
1. 3 RAM Organi zation and Servi ces 72
3.3.1 System Variables
3.3.2 System Configuration Table
3.3.3 Machi ne Stack
3.3.4 OS RAM Routines
3.3.4.1 RAM I nt erruption Handl er
3.3.4.2 RAM Servi ce Routi nes
2. 3. 4. 3 Function Di spatcher
1. 0 SYSTEM I/O GU DE 91
4.1 I/O Channel s 91
$\begin{array}{ll}\text { 4. 1.1 } & \text { Keyboard } \\ \text { 4. 1.2 } & \text { Video Screen } \\ \text { 4.1.3 } & 2040 \text { Dot Matrix Printer }\end{array}$
2. 2 Cassette Tape 102
3. 3 Joysticks 104
4.4 Software Generated Sound (BEEP) 105
4.5 Programable Sound Chi p (SOND) 105
4. 0 ADNANCED CONCEPTS 106
5. 1 Cartridge Software/ Hardware 106
6. 2 Advanced Video Mbdes 117
7. $3 \quad$ Other 125

## TABLE OF CONTENTS

( conti nued)

## 6. 0 KNOWN "BUGS" AND CORRECTI ONS <br> 126

6. $1 \quad$ LROS and Machi ne Code AROS ..... 126
7. 2 Machi ne Code AROS ..... 126
6.3 BASI C AROS ..... 127
6.4 Vi deo Mbde Change Service ..... 127
6.5 ..... 129
6.6 OS Ceneral RAM Routi ines 134
APPENDI CES
Appendi x A - System ROM Maps/ OS RAM Mbdul e ..... 136
Appendix B . System Variables Definition File ..... 150
Appendi x C - Application Devel opnent Li brary ..... 158
C. $1 \quad 64$ - Col um Mbde
C-Z $\quad 80-\mathrm{Col}$ um Mbdec- 3 40-Col um Mbdec-4 Dual Screen Mbdec-5 Sprites
Appendi x D • 288
D. $1 \quad$ TS2068 PCB Assenbl y Drawing
D. 2 TS2068 Parts List
D. 3 TS2068 Schenatic Di agram
Appendix E - Expansion Buss Comparisons ..... 295
Appendix $F$ - Modifications for EPROMs ..... 296

FIGRE NO.

1. 1-1
2. 1-2
3. 1-3
4. 1-4
5. 6. 3-1
1. 2. 3-2
1. 2. 3-3
1. 2. 3-4
1. 2. 3-5
1. 2. 4-1
1. 2. 6-1
2.1.6-2
1. 2. 6-3
1. 2. 6-4
1. 2. 6-5
1. 2. 6-6
1. 2. 6-7
1. 2. 6-8
1. 2. 6-9
1. 2. 6-10
1. 2. 6-11
2.1.7-1
1. 2. 8-1
1. 2. 8-2
1. 2. 9 - 1
1. 2. 10-I
1. 2. 11-1
1. 4. 1-1
1. 4. 1-2
1. 4. 1-3
1. 4. 2-I
1. 4. 2-2
1. 4. 4-1
1. 4. 8-I
1. 2. 2-I
1. 2. 2-2
1. 2. 1-1
1. 1.1-2
2. 3. 2-1
1. 2. 2-2
1. 2-I
2. 3-1

## TI TLE

TS 2068 Bl ock Di agram Menory Configuration
RAM Mapping
System Initial ization Fl owchart
CPU Ti ming
Op Code Fetch Ti ming Menory Read/ Wite Timing I/ O Read/ Wite Timing Inter rupt Request/ Ack. Cycl e Rework for EPROMs
PSG Regi ster Bl ock Di agram
Tone Period Regi sters
Noi se Peri od Regi ster
M xer Control-I/O Enable Reg.
D/ A Converter Si gnal Generation
Anplitude Control Registers
Variable Anplitude Control
Envel ope Period Regi sters
Envel ope Shape/ Cycle Control Reg.
Envel ope Generator Out put
Envel ope Generator Output Detai I
Joystick Port Operation
Bank Sel ection Logi c
Vi deo RAM Address Generation
Keyboard Schenatic
Vi deo RAM Data Organi zation
Composite Video Signal
PI Mating Connector Mechani cal Requi rements
Pl Si gnal Layout
RGB Monitor Connection Schematic
J4 Mating Connector Mechani cal Requi renents
J4 Si gnal Layout
Joystick Connector
AC Adapter Pl ug
Ext. ROM Interrupti on Fi el der
Ext. ROM Interface Routine
Keyboard Mbde Control
Keyboard Support Routines
Fl oucharts
Standard Character Table Locations
Screen Row Col umn Desi gnati ons
Tape Header Formats
Joystick Data Format

FIGRE NO.
5. 1-1
5. 1-2
5. 1-3
5. 1-4
6. 5-I
6. 5-2
6. 5-3

LIST OF TABLES

TABLE NO.
2-I
2. 1. 6-1
2. 1. 6-2
2. 1. 8-1
2. 1. 13-1
2. 4. 1-1
2. 4. 1-2
2. 4. 2-I
2. 4. 2-2
2.4.4-I
3. 2. 2-I
3.3.4-1
3. 3. 4-2

## TI TLE

Z80A Control Si gnal s
PSG I/O Enable Truth Table PSG I/O Port Truth Table

SCLD I/O Pin Function Definitions
I/O Port Map
Pl Si gnal Definitions
PI Si gnal El ectrical Characteristics

J4 Si gnal Definitions
J4 Si gnal El ectrical Characteristics

Joystick Connector Si gnal Assi gnnent

I nputs to Video Mbde Change Servi ce

OS RAM Servi ce Routi nes
Function Dispatcher Servi ces

Thi s nanual provi des detailed techni cal inf ornation on the Ti nex Si ncl ai r 2068 Personal Col or Computer. In conj unction with the TS2068 User Manual, it is intended to assi st the reader in understanding the architecture, hardware and sof tware feat ures, programing techni ques and I/O techni ques pertaining to the TS2068.

## 1. 1 TS2068 Overvi ew

1.1.1 Hardware Overvi ew

Figure 1. 1-1 is a bl ock di agram of the TS2068 showing the naj or functional components and their logical connections. These components are:

Control Logi c - SCLD (Standard Cell Logi c Devi ce)
CPU - Z80A M croprocessor
RA! ! - 48K Random Access Menory
ROM - 24K System Read- Onl y Menory ( 16 K pl us 8 K Extensi on)

System Bus Connector
Cartridge Connect or
Sound Gener at or/Speaker
Video Circuits
Cassette READ VRI TE
Joystick Connectors
The TS2068 Cartridge Connect or provi des for the pl ug-in of cartridges contai ni ng programed ROMs with up to 64 K of addressable nenory. The full 64 K is not nornally utilized (e.g., due to need for access to RAMfor the machi ne stack). See Section 5.1 for details.

Figure 1.1-2 shows the standard TS2068 nenory configuration comprised of the Hone Bank, the ROM Extensi on Bank and the Dock (Cartridge) Bank. This nenory is sel ectable as ei ght 8 K 'chunks' with the Hone Bank bei ng enabl ed by def aul $t$, i.e., any chunk not sel ected in the Extensi on or Dock Bank is autonatically enabl ed in the Hone Bank.

Menory sel ection and I/O are controlled via the I/O ports. These topics are covered in detail in later sections.

FI GURE 1. 1-1
TS 2068 SYSTEM BLOCK DI AGRAM


FI GURE I.i-2
TS 2068 STANDARD MEMDRY CONFI GRRATI ON


### 1.1.2 System Sof tuare Overvi ew

The TS2068 System Sof tuare resi des in the Hone ROM the Extensi on ROM and dedi cated RAM It supports the following functions:

- System Initialization
- BASIC Interpreter (incl udi ng BASIC cartridge support)
- BASIC I/O for Standard Peri pheral s
o keyboard
o vi deo screen
o 2040 32-col. dot natrix printer
o cassette tape
o joysticks
o sof tware gener ated sound (BEEP)
o progranmable sound chi p (SOUND)
- Vi deo Mbde Change Servi ce
- Interruption Servicing (Z80 Int. Mbde 1)
- Bank Swi tchi ng/ Data Transfer Services
- Function Di spatcher (provi des access to sel ected system routines via a Service Code input)

In addition, portions of the Hone Bank RAM are used for the machi ne stack, the BASIC system variables, the Printer Buffer and the Display Files. Figure 1.1-3 shous the standard nappi ng of the Hone Bank RAM and the mapping necessary when the second display file is to be used with the BASIC interpreter still functional. The Vi deo Mbde Change Service routine makes these menory modifications. Note that there is no di rect support of the second di spl ay file via BASIC or in the system ROM I/ 0 routines.

Figure 1.1-4 is a Fl owchart of the System Initialization process.

FI GRE 1.1-3

## STANDARD MAPPI NG OF

## HOME BANK RAM



FI GRE 1.1-4
SYSTEM IN TI ALI ZATI ON


### 1.1.3 Cartridge Software Overvi ew

The TS2068 supports tno basic types of Cartridge or ROM Oriented Software desi gnated as LROS (Language ROM Ori ented Sof tuare) and AROS (Appl i cation ROM Ori ent ed Software) which pluq into the cartridge connector. They are identified vi a overhead bytes at Location 0 for an LROS or $32768(8000 H)$ for an AROS. The fundamental difference is that an LROS contai ns 280 machi ne code in menory chunk 0 and is in total control of the TS2068 hardware incl uding the RESTART i mpl enent ation and I nterruption Mode setting and handling, while an AROS is dependent on the System ROM or an LROS for these functions if needed. An AROS written in BASIC, which may al so incl ude nachine code accessed via the USR function, is supported from the System ROM BASIC Interpreter and is mapped begi nni ng in menory chunk 4. An AROS may al so be written entirely in $Z 80$ machi ne code. An AROS witten in any other hi gh-I evel I anguage would require an LROS supporting that I anguage and nould have to be integrated with the LROS in a single cartridge.

See Sections 3.2.1.2, BASI C AROS Support and 5.1, Cartridge Software/ Hardware, for additional details.

## 2.0

HARDMARE GU DE

## 2. 1 Description of Maj or Hardware Functions

Fi gure 1. 1-1 shows a si mplified bl ock di agram of the TS2068. The following functional units are described in the following sections:

SECTI ON FUNCTI ONAL UN T
2.1. 1
2. 1. 2
2. 1. 3
2.1.3. 1
2.1.3. 2
2.1.3. 3
2.1.3. 4
2.1.3. S
2. 1. 3.6
2.1.3. 7
2.1.3. 8
2. 1. 4
2. 1. 5
2. 1.6
2. 1.7
2. 1. 8
2.1.8. 1
2.1.8. 2
2. 1. 8.3
2.1.8. 4
2. 1. 9
2. 1. 10
2. 1.11
2.1.11. 1
2. 1. 11. 2
2. 1. 12
2. 1. 13

AC Adapter
Vol tage Regul ation
Z-80A CPU
Address Bus
Data Bus
Control Si gnal s
OP Code Fetch
Menory READ VRI TE
I/O READ VRI TE
Maskable Inter ruption
Non- Maskable Interruption (NM)
ROM
32K RAM
Sound Generator
Joystick Port
Control Logic
Bank Sel ection Logic
Z80 Cl ock Generator
Display File Access
Interruption Generation
Keyboard
16K Vi deo Di spl ay RAM
Vi deo Generation
Composite Video
RF Mbdul at or
Cassette I/O
Port Map

### 2.1.1 AC Adapter

The AC Adapter transforms 117V AC (Nomi nal) to filtered DC via a step down transformer, full-nave bridge rectifier, and filter capacitor to supply from 14 to 25 vol ts at 1 amp over the AC voltage variation range of 105 to 130 V AC. Transformer $i$ sol ation exceeds 1500 vol ts.

2. 1. 2 Vol tage Regul ation

Unregul ated DC from the AC Adapter is supplied for regul ation through a bi-filar torroidal induct or which reduces conducted line emanation for FCC compliance and through the power- ON OFF switch I ocated on the I eft si de of the TS2068. Thi s switch vol tage is supplied to the System Bus Connector (see Section 2.4) and for regul ation to the +12 V regul ator and the +5 V regul ator. Characteristics are as follows:

| SUPPLY | VOLTAGE RANGE | CURRENT RANGE |
| :---: | :--- | :--- |
|  |  |  |
| 5 V | $4.75 \cdot 5.25 \mathrm{~V}$ | $200 \mathrm{ma}-1.0 \mathrm{~A}$ |
| 12 v | $11.5 \cdot 12.5 \mathrm{~V}$ | $20 \mathrm{ma}-100 \mathrm{ma}$ |



The 12 V regul ator is a 78 L 12 series, regul at or while the 5V regul ator is a switching supply utilizing the $\mathbf{7 8 S 4 0}$ circuit.
2. 1. 3 Z-80A CPU

The Z- 80A CPU of the TS2068 operates at a cl ock frequency of 3.53 Mtz . Primary features of this CPU are:

158 instructions
Dual regi ster set
Two index regi sters
On-chip refresh Iogic
The Z-80 CPU executes instructions by proceeding through a sequence of operations that incl ude:
a) instruction Op code fetching
b) READ or WRI TE menory
c) READ or WRITE I/O
d) Acknow edge an inter ruption

The basic clock period is referred to as a time or state and three or nore $T$ states make up a machi ne cycle. In the TS2068, each T-tine is approxi natel y 283 nanoseconds (2.83 X 10-7 seconds). Fi gure 2.1.3-1 illustrates the basic timing.

FI GURE 2. 1. 3-1

BASIC CPU TIMING EXAMPLE


### 2.1.3.1 Address Bus

Out put fromthe $\mathbf{Z}-80$ are 16 - bits of address i nf ormati on, A0 - A15, which are hi gh-active tri-state si gnal s and address for menory data and I/O devi ce exchanges.

### 2.1.3.2 Data Bus

These i nput/ out put si gnal s fromthe Z-80, DO D7, constitute an 8-bit bi-directional, hi gh-active, tri-state data bus used for data exchanges with menory and I/O devi ces.
2.1.3.3 Control Bus

Associ ated with the $\mathbf{Z - 8 0}$ are 13 control lines whi ch are provi ded by or used by the Z-80 to control system operation. These si gnal s are detailed in Table 2-I.

### 2.1.3.4 Op Code Fetch

The timing during an M cycle (OP Code Fetch) i s shown in Fi gure 2.1.3-2. At the begi nni ng of the M cycle the PC (Program Counter) is pl aced ont o the address bus, then one-hal f cl ock time later the / MREQ si gnal goes active i ndi cating that the menory address is stable. The RD si gnal is acti vated to indi cate that menory read data shoul d be gated ont 0 the data bus. At the rising cl ock edge during the T3 state, the CPU samples the data on the dat a bus and deacti vates the /RD and /MEQ si gnal s. During the T3 and T4 states, the CPU decodes and executes the fetched instruction and the CPU pl aces on the Iower 7 bi ts of the address bus a menory refresh address and acti vates the /RFH si gnal indi cating a refresh read is to begi $n$ when /MEQis acti vated.

## 2. 1. 3.5 Menory READ/ VRI TE

Menory read or write cycles other than Op Code Fetches are 3 cl ock periods Iong with the MREQ and RD si gnal s used as in the fetch cycle. During a write cycle the WR signal is activated when the write data is stable on the data bus. The address and data bus contents remai $n$ stable for one-hal $\mathbf{f}$ state after the $W$ 有 si gnal goes active. Figure 2.1.3-3 illustrates.

FI GRE 2. 1. 3- 2
INSTRUCTION OP CODE FETCH


FI GURE 2. 1. 3-3

MEMORY READ OR WRITE CYCLES

2.1.3.6 I/ O READ/ VRITE

During I/O operations IORQ and RD or WR are acti vated on the leadi ng edge of the T 2 cl ock and a single Whit state is autonatically inserted as illustrated in Fi gure 2.1.3-4. The $\overline{R D}$ and WR si gnal s are used to enable data from the addressed port onto the data bus and to, on the rising edge of WR, cl ock data to the I/O port, respecti vel y. Note that external I/O may stretch the activation period of the WAIT line to extend the I/O cycles.

FI GURE 2. 1. 3-4

## I NPUT OR OITPUT CYOLES



### 2.1.3.7 Maskable Interruption

When enabl ed by softuare, when BUSRO is not active and when INT is active at the rising edge of the last cl ock of any instruction, a naskable interruption occurs during the subsequent $M$ cycle, as illustrated in Figure 2. 1. 3-5.

FI GURE 2. 1. 3-5
I NTERRUPT REQUEST / ACKNOVEDE CYCLE


In Interruption Mbde 0, the interrupting I/ O devi ce pl aces any instruction on the data bus during the IORQ activation and the CPU executes that instruction. The RESTART instruction is comonl y used for this purpose. $\overline{R E S E T}$ will aut onatically set Interruption Mbde 0.

In Interruption Mbde 1, the CPU executes a RESTART to Location 0038H This is the node nornally used by the TS 2068 software.

In Interruption Mbde 2, the CPU concat enates the 8-bit argument, which must be a E -byte boundary address, with the 8-bit I Regi ster contents to form a 16 -bit pointer to a menory table entry containing the 16-bit service routine address the first byte in the table
being the I ow order portion of the address. Once the interrupting device supplies the lower portion of the pointer (for concatenation), the CPU aut onatically pushes the PC onto the stack, obtains the starting address from the table, and does a jump to that address. 19 cl ock peri ods are requi red to compl ete this sequence.

## 2. 1. 3. 8 Non- Maskable Interruption (NM)

A pulse on the NMI input to the $\mathbf{Z 8 0}$ sets the internal I atch which is tested by the CPU at the end of each instruction. The NM has priority over the naskable interruption and its reponse is identical to the naskable inter ruption (Mbde 1) except that the cal I location is 0066 H instead of 0038 H

NOTES: 1. The NMI is not used by the TS 2068.
2. Comments in the ROM listing cl ai ming to "mask the NMI" vi a the $D$ instruction are incorrect. The $D$ i nstruction masks onl y the maskable i interruption.

## Z-80 CONTROL SI GNALS

ACRONYM
MT

IORQ I/O Request - Tri-state out put, active I ow Thi s signal i ndi cates that the lower hal f of the Address Bus hol ds a valid I/O address for an I/O read or write operation. This signal is also used with M+ in connection with acknow edging an inter uption, indi cating that an inter rupt response vector can be pl aced on the data bus. I/O operations never occur during MT time.

RD Menory Read - Tri-state output, active Iow This signat indi cates that the CPU wants to read dat a from nenory or an I/O device. The addressed nenory or devi ce should use this signal to gate the requested data onto the CPU data bus.

WR Menory Wite - Tri-state output, active I ow This si gnal i ndi cates that the CPU data bus hol ds valid data to be stored in the addressed nenory or $1 / 0$ devi ce.
$\overline{\mathrm{RI}-\mathrm{SH}} \quad$ Refresh - out put, active Iow Thi s si gnal i ndi cates that the I ower 7 bits of the Address Bus cont ai $n$ a refresh address for dynamic nenories and the current. 7 si gnal should be used to do a refresh read to all dynamic menories. A7 is a logic zero and the upper 8 bits of the Address Bus contain the contents of the I Regi ster.

TABLE 2-1
Z80 CONIROL SI GNLLS ( cont i nued)

ACRONYM

CPU CONIROL HALT

WAIT Whit - Input, active low Thi s si gnal indicates to the CPU that the addressed nenory or l/O device is not ready for a data transfer. The CPU will conti nue to enter wait states as long as this signal is active. This allous for synchroni zation of the CPU to external devi ces of varying speeds.

INT Interrupt Request - Input, active Iow This signal is generated by external devi ces and is honored at the end of the current instruction if the interrupt is not nasked by the sof tware and if the BUSRQ signal is not active. When the CPU accepts the interruption, an acknow edge si gnal is sent out at the begi nni ng of the next instruction cycle (IORQ at M tine). There are three interruption nodes sel ectable by the software.

NMI Non- Maskabl e I nter ruption - I nput, negati ve edge triggered._This si gnal has a hi gher priority than INT and is al ways recogni zed at the end of the current instruction (cannot be nasked). The CPU is forced to restart to location 0066 H with the program counter saved in the external stack. NOIE: The NM is not used in the TS2068 ROM sof tware desi gn.

TABLE 2-1
Z80 CONTROL SI GNALS ( conti nued)

ACRONYM

## DEFI N TI ON

RESET Reset - Input, active low This si gnal forces the program counter to zero and initializes the CPU. Address and data buses go to their high i mpedance state and control output signal sto thei inactive state. Nb refresh occurs. I nitial ization incl udes: Di sable the interrupt enable flip-flop and set Register I, Register R and the Interrupt Mbde all to Zero.

Bus Acknow edge - Out put, acti ve I ow This signal is used to indi cate to the requesting devi ce that the CPU has set its address, data and control bus signal s to a high impedance state in response to BUSRQ.

Fi gure 2. 1.4-1
REVORK TO REPLACE ROM s with EPROM s


## 2. 1. 4 ROM

The systemincl udes both a 16 K byte ROM and an 8 K byte ROM napped i nto the address space as shown bel ow


Section 2.1.8. 1 descri bes the sel ection of the Hone Bank and Expansion Bank via the control logic.

The devices invol ved are a 23128 and a 2364 for the 16K byte ( 128 K -bit) and the 8 K byte ( 64 K -bit) ROMs respecti vel $y$. Di rect repl acenent of these devi ces with 27128 and 2764 EPROMs is not possi ble since pi ns 1 and 27 must be mai ntai ned in the high state for those devi ces ( see schematic in Section 2.2). To repl ace U16 and U20 with 27128 and 2764 EPROM s requires the rework shown in Figure 2.1.4-1.
(1) Cut input to pin 27 on each chip.
(2) Wire +5 V to pins 1 and 27 on each chip to pull hi gh.

If $U 20$ is to be a 27128, then replace the RD input to pin 26 with address A 3 from pin 26 on Un6.
2. 1. 5 32K RAM (Address 8000 - FFFFH )

The upper 32K of RAM is composed of four 200ns 4416's (16K x 4 dynamic RAMS).

## 2. 1. 6 Sound Generator

The Programmale Sound Generator ( $G$ 8912) is accessed vi a Ports OF5H (Address) and OF6H (Data). The basic regi sters in the PSG whi ch produce the programmed sounds incl ude:

Tone Generators: Produce the basic square wave tone frequencies for each channel (A, B, C).

Nbi se Generator: Produces a frequency modul ated pseudo-random pulse width square wave output.

M xers: Conbine the outputs of the Tone Generators and the Noi se Generator. One for each channel (A, B, C).

Anplitude Control: Provides the D/A Converters with either a fixed or variable amplitude pattern. The fixed amplitude is under di rect CPU control; the variable amplitude is accomplished by using the out put of the Envel ope Generator.

Envel ope Generator: Produces an envel ope pattern which can be used to amplitude nodul ate the out put of each M xer.

D/A Converters: The three D/A Converters each produce up to a 16-l evel out put signal as determined by the Anpl itude Control.

An additional regi ster is shown in the PSG Bl ock Di agram (Figure 2.1.6-I) which has nothing di rectly to do with the production of sound -- this is the I/O Port (A). Data to/fromthe CPU nay be read/ written to/fromthe 8-bit l/O Port without affecting any other function of the PSG The TS 2068 uses the I/O Port to access the joysticks.

### 2.1.6.1 Tone Generator Control (Regi sters RO-R5)

The frequency of each square uave generated by the three Tone Generators (one each for Channel s A, B, and C) is obtai ned in the PSG by first counting down the input clock by 16, then by further counting down the result by the prograned 12-bit Tone Period value. Each 12-bit val ue is obtai ned in the PSG by conbining the contents of the rel ative Coarse and Fine Tune regi sters, as illustrated by Fi gure 2.1.6-2.

Note that the 12-bit val ue prograned in the conbi ned Coarse and Fine Tune registers is a period val ue -- the higher the val ue in the registers, the lower the resultant tone frequency.

Note al so that due to the design techni que used in the Tone Peri od count down, the I owest peri od val ue is 000000000001 (di vi de by 1) and the hi ghest period val ue is 111111111111 (di vide by 4095).

FIGURE 2.1.6-I
pSG REGISTER BLOCK DIAGRAM


FIGURE 2.1.6-2
12-BIT TONE PERIOD (TP) TO TONE GENERATOR

## COARSE TUNE REG STER

R
R3
R5

CHANEL
A
B
C

FI NE TUNE REG STER

RO
R2
R4


The equations describing the rel ati onship bet ween the desi red out put tone frequency and the input cl ock frequency and Tone Period val ue are:
(a) $\mathrm{fT}=\frac{\mathrm{fCLOCK}}{16 T \mathrm{P}}$
(b) TP = 256CT + FT
10
Where: fT $=$ Desired tone frequency
fCLOCK = Input clock frequency
$\begin{aligned} \text { TP } & =\begin{array}{l}\text { Deci nal equi val ent of the Tone Period } \\ \\ \text { bits TPII to TPO }\end{array}\end{aligned}$
$C T$
10 $\quad \begin{aligned} & \text { Deci mal equi val ent of the Coarse Tune } \\ & \text { register bits } \mathrm{B3} \text { to } \mathrm{BO} \text { (TPII to TP8) }\end{aligned}$
FT $\quad=$ Deci nal equi val ent of the Fi ne Tune 10 register bits $\mathrm{B}^{2}$ to BO (TP7 to TPO)

From the above equations, it can be seen that the tone frequency can range froma low of:
f CLOCK/ 65520 (wherein TP $10=4095$ |
to a high of:
f CLOCK/ 16 (wherein TP =1).
10
The TS 2068 uses a 1. 76475 M-Z input clock, so it can produce a range of 26.9 Hz to 110 kHz.

## 2. 1.6. 1 ( cont i nued)

To cal culate the val ues for the contents of the Tone Period Coarse and Fine Tune registers, gi ven the input clock and the desi red out put tone frequenci es, we si mply rearrange the above equations, yi el ding:
(a) $\mathrm{TP}_{10}=\frac{\mathrm{fCLOCK}}{16 \mathrm{ft}}$
(b) $\mathrm{CT}_{10}+\mathrm{FT}_{10}=\mathrm{TP}{ }^{256} \quad \frac{10}{256}$

Substituting this result into equation (b):

$$
\text { CT }_{10}^{\frac{\text { +FT }}{\frac{10}{256}}}=\frac{110.3}{256}
$$

resulting in:

$$
\begin{array}{lc}
\text { CT }_{10}=0 & =0000(\mathrm{~B}-\mathrm{BO}) \\
\mathrm{FT}_{10}=\mathrm{IN}_{10} & =01101110(\mathrm{~B}-\mathrm{BO})
\end{array}
$$

Example 2: fT = $100 \mathrm{~Hz} \quad$ fCLOCK $=1.76475 \mathrm{Mtz}$

$$
\begin{aligned}
& \mathrm{TP}=1.76475 \sim 10 \\
& 10=1103
\end{aligned}
$$

16( 1x10 )

Substituting this result into equation (b):

$$
\mathrm{CT}_{10}+\mathrm{FT}_{10}=1103 \mathrm{~T} \frac{10}{256} \quad=4+79 / 256
$$

resulting in:

$$
\begin{aligned}
& \text { CT }_{10}=4_{10}=0100(\mathrm{~B} 3-\mathrm{BO}) \\
& \text { FT }_{10}={ }_{10} \mathrm{T9}_{10}=01001111_{2}(\mathrm{~B} 7-\mathrm{BO})
\end{aligned}
$$

### 2.1.6.2 Noi se Generator Control (Regi ster R6)

The frequency of the noi se source is obtained in the PSG by first counting down the i nput cl ock by 16, then by further counting down the result by the programed 5-bit Noi se Period val ue. This 5-bit val ue consists of the lower 5 bits (B4-BO) of Register R6 as illustrated by Figure 2.1.6-3.

FI GURE 2. 1. 6-3
NOISE PERI OD REG STER R6

| B/ | B6 | B5 | B4 | B3 | B2 | B1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOT USE |  |  |  |  |  |  |
|  |  | 5-BIT NOISE | PERI OD (NP) |  |  |  |
|  |  | TO NO SE GENERATOR |  |  |  |  |

Note that the 5-bit val ue in R6 is a peri od val ue -- the hi gher the value in the register, the lower the resultant noi se frequency. Note also that, as with the Tone Period, the lowest period val ue is 00001 (di vide by 1); the highest period value is 11111 ( di vi de by 31 ).

10
The noi se frequency equation is:

$$
\mathrm{fN}=\frac{\mathrm{fCLOCK}}{16 \mathrm{NP}}{ }_{10}
$$

Where: $\quad f N \quad=$ Desi red noi se frequency fCLOCK = I nput cl ock frequency $\mathrm{NP} \quad=$ Deci mal equi val ent of the 10 Noi se Period regi ster bits B4- BO.

Fromthe above equation it can be seen that the noi se frequency can range froma low of fCLOCK/ 496 (wherein NP =31
$10 \quad 10$
to a hi gh of fCLOCK/ 16 (vherein NP = 1). Usi ng a 1. 76475 Mt 10
cl ock, for example, nould produce a range of noi se frequencies from 3.6 kHz to 110.3 kHz .

To cal cul ate the val ue for the contents of the Noi se Period register, gi ven the input clock and the desi red out put noi se frequenci es, we si mply rearrange the above equation, yi el ding:
$\mathrm{NP}=\mathrm{fCLOCK} / \mathrm{l} \mathbf{6 f} \mathrm{N}$
2.1.6.3 M xer Control I/O Enable (Regi ster R7)

Register 7 is a multi-function Enable register which controls the three Noi se/ Tone Mxers and the two general purpose I/O ports.

The Mxers, as previ ously described, conbi ne the noi se and tone frequencies for each of the three channel s. The determi nation of conbi ning neither/ either/both noi se and tone frequenci es on each channel is made by the state of bits B5 thru BO of R7.

The di rection (input or output) of the two general purpose I/O ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7. Note that in the TS 2068 there is no second I/O Port B.

These functions are illustrated by Figure 2.1.6-4 and Tables 2.1.6-I and 2.1.6-2 bel ow

FI GURE 2. 1.6-4
M XER CONTRQ. I/O ENABLE REG STER R7


TABLE 2. 1. 6-1

## I/O ENABLE TRUTH TABLE



TABLE 2. 1. 6-2
I/O PORT TRUTH TABLE

| R7 BITS | 1/0 Port Stat us |
| :---: | :---: |
| B6 | IOA |
| 0 <br> 1 | I nput <br> out put |

## NOTE

Di sabling noi se and tone does not turn off a channel. Turning a channel off can only be accomplished by writing all zeroes into the correspondi ng Amplitude Control register, R8, R9 or Rl O (refer to Paragraph 2.1.6.4).

## 2. 1. 6. 4 Ampl itude Control (Regi sters R8, R9, R O)

The ampl itudes of the si gnal s generated by each of the three D/ A Converters ( one each for Channel s A, B, and C) is det ermined by the contents of the Iower 5 bits ( $B 4-B O$ ) of Regi sters R8, R9 and RIO as illustrated by Fi gure 2.1.6-5.

FI GRE 2. 1. 6-5

## D/ A CONERTER SI GNLL GENERATI ON

AMPLI TUDE CONTRQ
REG STER \#
CHANEL
R8
A
R9
B
R 0
C


## 2. 1. 6. 4 ( conti nued)

The ampl itude ' node' (Bit M sel ects either fixed level amplitude (M=0) or variable level amplitude (MA). It follous then that Bits L3-LO defining the val ue of a 'fixed' level amplitude, are only active when M=0. When fixed level amplitude is sel ected, it is 'fixed' only in the sense that the amplitude level is under the di rect control of the system processor (via bits L3-LO). Varying the amplitude when in this 'fixed' amplitude node requires in each instance the direct intervention of the system processor via an address latch/ write data sequence to nodify the L3-LO data.

When MH (sel ect ' variable' level ampl itudes), the amplitude of each channel is determined by the envel ope pattern as defined by the Envel ope Generator's 4-bit output E3-EO (refer to Paragraph 2.1.6.5).

The amplitude ' node' ( Bit M can be thought of as an 'envel ope enable' bit, i.e. when M=O the envel ope is not used, and when MA the envel ope is enabled.

Figure 2. 1. 6-6 illustrates all conbi nation of the 5-bit Amplitude Control.

FI GURE 2. 1. 6-6

## AMPLI TUDE CONTROL REG STERS

## AMPLI TUDE CONTRQ

REG STER \#
R8
R9
R 0


Anpl itude Control
out put

| 0 | 00 | 0 | 0 | * | 0 | 0 | 0 | The amplitude |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | *.* |  |  | . | . | . | . | is fixed at 1 of |
| 0 | - . | - | - | - | - | - | - | 16 I evel s as |
| 0 | - . | - | - | - | - | - | . | determined by |
| 0 |  |  |  | - | - | - | - | L3-LO. |
| 0 | i i |  | i | 1 | 1 | 1 | 1 |  |
| 1 | X X | X | X | E3 | E2 | El | EO | The amplitude is |
|  | ( $X=$ Don't Care) |  |  |  |  |  |  | variable at 16 |
|  |  |  |  |  |  |  |  | I evel s as deter- |
|  |  |  |  |  |  |  |  | mined by the |
|  |  |  |  |  |  |  |  | output of the |
|  |  |  |  |  |  |  |  | Envel ope Gen. |

> *The all zeros code is used to turn a channel "off".

## 2. 1. 6. 4 ( cont i nued)

Fi gure 2. 1. 6-7 graphically illustrates a sel ection of variable level (envel ope-controlled) amplitude where the 16 level s directly reflect the out put of the Envel ope Generator. A fixed Ievel amplitude nould correspond to onl $y$ one of the levels shown, with the level directly determined by the deci mal equi val ent of Bits L3-LO

FI GURE 2.1.6-7
VARI ABLE AMPLI TUDE CONTROL (MA)


## 2. 1. 6. 5 Envel ope Generat or Control (Regi sters RI, R12, R13)

To accomplish the generation of fairly complex envel ope patterns, tuo independent nethods of control are provided in the PSG; first, it is possible to vary the frequency of the envel ope using regi sters RI and R12; and second, the rel ati ve shape and cycle pattern of the envel ope can be vari ed usi ng regi ster R13. The following paragraphs expl ain the details of the envel ope control functions, describing first the envel ope period control and then the envel ope shape/ cycle control.

## 2. 1. 6. 5. 1 Envel ope Peri od Control (Regi sters RII, R12)

The frequency of the envel ope is obtai ned in the PSG by first counting down the input clock by 256, then by further counting down the result by the prograned 16-bit Envel ope Period val ue. This 16-bit val ue is obtained in the PSG by conbining the contents of the Envel ope Coarse and Fine Tune registers, as illustrated by Figure 2.1.6-8.

FI GURE 2. 1. 6-8

## 16- BI T ENVELOPE PERI OD (EP) TO <br> EMELOPE GENERATOR



Note that the 16-bit val ue programmed in the conbi ned Coarse and Fine Tune registers is a period val ue - the higher the val ue in the registers, the lower the resultant envel ope frequency.

Note al so that, as with the Tone Period, the I owest period val ue is 000000000000001 (di vi de by 1 ); the hi ghest $p$-val ue is 1111111111111111 ( di vi de by 65, 535 ).

210
The envel ope frequency equations are:
(a) $\mathrm{fE}=\frac{\mathrm{fCLOCK}}{256 \mathrm{EP}}$
(b) $\mathrm{EP}_{10}=256 \underset{10}{\mathrm{CT}}+\underset{10}{ }$
10

Where:

| $\mathrm{fE}=$ | Des |
| :---: | :---: |
| fCLOCK= | I nput cl ock frequency |
| EP | Deci nal equi val ent of the Envel ope |
| 10 | Period bits EP15-EPO |
| CT | Deci mal equi val ent of the |
| 10 | Tune regi ster bits B7-B0 (EP15-EP8) |
| FT = | Deci mal equi val ent of the Fi ne |
| 10 | Tune regi ster bits B7-BO (EP7-EPO) |

From the above equation it can be seen that the envel ope frequency can range from a low of fCLOCK/16, 766, 960
( wherei n EP $=65,535$ )
1010
10
to a hi gh of fCLOCK/ 256 (wherei n EP =1). Using a 1. 76475 Mt cl ock, 1010
for example, nould produce a range of envel ope frequenci es from 0.105 Hz to 6893. 6 Hz .

To cal culate the val ues for the contents of the Envel ope Period Coarse and Fine Tune regi sters, gi ven the input cl ock and the desi red envel ope frequencies, we rearrange the above equations, yi el ding:
(a) $E_{10}=\frac{f C L O C K}{256 f E}$
(b) $\quad \mathrm{CT}_{10}+\mathrm{FT}_{10} \frac{\mathrm{EP}}{256}=\frac{10}{256}$

Exampl e:

$$
\begin{aligned}
f E & =0.5 \mathrm{~Hz} \\
\mathrm{fCLOCK} & =1.76475 \mathrm{MHz} \\
\mathrm{EP}_{10} & =\frac{1.76475 \times 10^{6}}{256(0.5)}=13787
\end{aligned}
$$

Substituting this result into equation (b):


## 2. 1. 6. 5. 2 Envel ope Shape/ Cycle Control (Regi ster R13)

The Envel ope Generat or further counts down the envel ope frequency by 16, producing a 16 -state per cycle envel ope pattern as defined by its 4-bit counter output, E3-EO The particular shape and cycle pattern of any desired envel ope is accomplished by controlling the count pattern (count up/ count down) of the 4-bit counter and by defining asingle-cycle or repeat-cycle pattern. This envel ope shape/ cycle control is contai ned in the lower 4 bits ( $B 3-B 0$ ) of regi ster R13. Each of these 4 bits controls a function in the envel ope generator, as illustrated in Figure 2. 1. 6-9.

ENMELOPE SHAPE/ CYCLE CONTROL REG STER (R13)


The definition of each function is as follows:
HOLD When set to logic "1", limits the envel ope to one cycle, hol ding the I ast count of the envel ope counter (E3-EO = either 0000 or 1111, depending on whether the envel ope counter was in count down or count up node respectivel $y$.

ALTERNATE When set to logic "I", the envel ope counter reverses count di rection (up-down) after each cycle.

NOTE
When both the Hol d bit and the Alternate bit are ones, the envel ope counter is reset to its initial count before hol ding.

ATTACK When set to logic "I", the envel ope counter will count up (attack) from E3-EO = 0000 to $E 3-E O=1111$; when set to Iogic " 0 ", the envel ope counter will count down (decay) from 1111 to 0000.

CONTI NE When set to logic "I", the cycle pattern will be as defined by the Hol d bit; when set to logic " $\mathrm{O}^{\prime}$ ', the envel ope generator will reset to 0000 after one cycle and hold at that count.

To further describe the above functions, nunerous charts of the bi nary count sequence of E3-EO could be used, showing each conbi nation of Hol d, Alternate, Attack and Conti nue. However, si nce these outputs are used (when sel ected by the Amplitude Control registers) to amplitude nodul ate the out put of the Mxers, a better understanding of thei $\mathbf{r}$ effect can be accomplished via a graphic representation of their val ue for each condition sel ected, as illustrated in Figures 2. 1. 6-10 and 2. 1. 6-11.

FI GRE 2. 1. 6-10
ENELOPE GENERATOR OUTPUT

R13


FI GRE 2. 1. 6-11
DETA L $\boldsymbol{O}$ TVD CYCLES OF FI GURE 2. 1. 6-10

2.1.6.6 I/O Port Data Store (Regi ster R14)

Regi ster R14 functions as inter nedi ate data storage regi ster bet ween the PSGCPU data bus (DA7-DAO) and the I/O Port (I OA7-IOAO). This port is available for reading the $j$ oysticks. Using regi ster R14 for the transfer of I/O data has no effect at all on sound generation.

To output data from the CPU bus to a peri pheral device connected to I/O Port A would require the following steps:

1. Latch address R7 (sel ect Enable register)
2. Wite data to PSG (setting R7, $B 6=1$ )
3. Latch address R14 (sel ect IOA regi ster)
4. Wite data to PSG (data to be output on I/O Port A)

To input data fromI/O Port A to the CPU bus would require the fol lowing:

1. Latch address R7 (sel ect Enable register)
2. Wite data to PSG (setting R7 B6=0)
3. Latch address R14 (sel ect IOA regi ster)
4. Read data from PSG (data froml/O Port A)

Note that once loaded with data in the output node, the data will remai $n$ on the I/O port until changed either by loading different data, by appl yi ng a reset (groundi ng the Reset pin), or by switchi ng to the i nput node.

Note al so that when in the input node, the contents of register R14 will follow the si gnals applied to the I/O port, However, transfer of thi s data to the CPU bus requi res a "read" operation as described above.
2. 1. 7 Joystick Port Operation

The joystick port (Regi ster 14 of the Sound Chip - Section 2.1.6.6) is read via an INinstruction directed at port F6H with sel ection of activating data fromthe left (player 1) or right ( pl ayer 2) determi ned by Address bits 8 and 9 as shown in Figure 2.1.7-1. In order to address Regi ster 14, a OEH must be written to port F5H (Sound Generator Address) prior to reading joystick data. Section 4.4 describes the software sequence necessary to control this hardvare.

In the example of Figure 2.1.7-1, the joystick, shown schenatically in the lower left of the drawing, is composed of a novable center stick which is pushed up to touch the up-contact and, therefore, el ectronically connects pin-8 to pin-l. In this state, a read of port F 6 H with address bit A8 high, causes actions as follows:
(1) Address A8 hi gh turns on transi stor Q8
(2) $Q 8$ dri ves cable pin-8 low
(3) The novable center stick of the joystick in contact with the up-contact results in a conductive path from cable pin-8 to cable pin-l.
Pin-I Iow results in a 0 in bit position 0 of the I/O regi ster via the isol ation di ode.

The various positions of the stick similarly resultin various bits being read from the I/O regi ster.

Note that +5 volts and ground are available on the connector so +5 V logic could be attached to the joystick port.

FIGURE 2.1.7-I
JOYSTICK PORT OPERATI ON


## 2. 1. 8 Control Logi c

The control I ogic of the TS2068 is primarily a Standard Cel I Logic Devi ce in a 68-pin JEDEC leaded carrier package and i ncl udes the following maj or functions:

## SECTI ON

2. 3. 8. 1
2.1.8. 2
1. 2. 8.3
1. 2. 8.4

FUNCTI ON
Bank Sel ection Logic
Z-80 Cl ock Generati on
Display Timing, DMA Displ ay File Access, Attri bute Control, and Pi xel Data Serial Shift Inter ruption Generation

BEEP Out put ( See Section 2.1.13.2) CASSETTE I/O (See Section 2.1.12).

Additionally, Table 2.1.8-1 provides a description of the function of each SCLD I/O pin. See the System Schematic in Appendi $x$ D for pin numberi ing.

## 2. 1. 8. 1 Bank Sel ection Logic

The TS2068 is a Z-80 based computer, therefore it can di rectly address only 64 K bytes of menory via its 16 -bit address. Additionally, si nce the $\mathbf{Z - 8 0}$ has no rel ocation or indirection capability, the conventional technique of extending the menory space available to the $\mathbf{Z - 8 0}$ is bank switching. The TS2068 provi des extended bank switchi ng by allowing sel ection of menory in 8 K "chunks" which are identified by bank nunber and chunk number as illustrated in Figure 2.1.8-1 for the internal bank sel ection Iogic. The externally sourced $\overline{\text { EE }}$ (Bank Enable) si gnal can be used by external Iogic to di sable the internally controlled nenories.

As shown in Fi gure 2. 1. 8-1:
(1) The cartridge is sel ected on a nenory access with:
a. Port FF bit $7=0$
b. The HSR at port F4h has a "1" in the bit sel ected by a decode of Address bits A13- A15. and
C. $\overline{B E}$ is high
causing activation of ROSCS (ROS Chip Sel ect).
(2) The EXROM bank is sel ected on a nenory access with:
a. Port FF bit $7=1$
b. The HSR at port F4H has a "1" in the bit sel ected by a decode of Address bits Al 3 - Al5.
c. $\overline{B E}$ is hi gh causing the activation of EXROM (Ext. ROM Enable)

The Hone Bank is sel ected on a menory access with
a. The HSR at Port F4H has a "0" in the bit sel ected by a decode of Address bits Al 3 - A15.
b. BE is high.
causing the activation of the appropri ate enable si gnal as detailed bel ow

To understand the details of the schenatic, of Section 2.2 (Appendi $x$ D):
(1) SELECT CARTRIDGE of Fi gure 2. 1. 8-1 invol ves activating ROSCS to its low active state
(2) SELECT EXROM of Fi gure 2. 1.8-I invol ves acti vating EXROM to its low active state
(3) SELECT HOME BANK of Fi gure 2.1.8-1 i nvol ves
a. Activating ROMCS to its low active state when $115=0$ and A14=0
b. Activating CAS' to its low active state when A15=0 and A14-1
c. Activating CAS2 to its low active state when A 5=1 and A14- 0
d. Activating CAS3 to its low active state when A5=1 and A14=1.

FI GRE 2. 1. 8-1
BANK SELECTI ON LOG C


TABLE 2.1.8-1
SCLD I/O PIN FUNCTION DEFINITIONS
DIRECTION

| SYMBCL | NAME | $\begin{aligned} & \text { DIRECTION } \\ & \text { OF SCLD } \\ & \hline \text { IN OUT } \end{aligned}$ | FUNCTI ON |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { AO-A7 } \\ & \text { A 3- A15 } \end{aligned}$ | Address Bus | In | Address Bus li nes Input from Z8OA |
| DO. D7 | Data Bus | In/ Out | Data Bus inputs/ out puts fronto Z80A through U9-74LS245 or inputs from di spl ay RAM (16K) • U6 and U7 |
| KBO- KB4 | Keyboard Outputs | In | Inputs from 5 lines of keyboard natrix - goes low at one of 8 address line (active lou) sequences on I/O Request |
| A7R | A7+Ref resh | out | To refresh and address 8th bit address Ii ne input of RAM nenory ( not di spl ay) of 32 K of 4416 RAMs (Home Bank 8000H to FFFFH) |
| MAO MA7 | Mixed Adrs. Bus | out | Di spl ay menory muxed address bus and refresh |
| TS | Tri-State Di splay Menory CtI. | out | Tri-State control for address and data buffers when CPU is addressing displ ay menory at same tine di spl ay controller is addressing the di spl ay menory |
| OCPU | Cl ock to CPU | out | CLK - Cl ock to Z80A CPU which is i nter rupted to stop CPU when CPU wants to address di spl ay RAM at same time as di splay controller |
| $\overline{\mathrm{R}}{ }^{\text { }}$ | Read <br> Di rection Control to SCLD | out | To control read/ write di rection of 74LS245 Data Bus Buffer between CPU and SCLD |
| ROMCS | Hone ROM <br> Chi p Sel ect | out | To acti vate the 16 K Hone ROM (first 16K) when menory sel ection (M) is set to Home Bank |
| RAST | Row Address Strobe \#1 | out | To acti vate row address strobe for di spl ay menory onl y during menory read/ write, refresh and di spl ay read |

TABLE 2. 1. 8-1
SCLD I / O PI N FUNCTI ON DEFI N TI ONS
( conti nued)
DI RECTI ON
OF SCLD

| SYMBOL | NAME | $\begin{aligned} & \text { DI RECTI ON } \\ & \text { OF SCLD } \\ & \hline \text { IN OUT } \end{aligned}$ | FUNCTI ON |
| :---: | :---: | :---: | :---: |
| CASI | Col umn Address Strobe \# | out | To acti vate col umn address strobe for di spl ay menory only (2nd 16K) during menory read/write and di spl ay read |
| CASZ | Col um Address Strobe \#2 | out | To acti vate col um address strobe for Hone Bank RAM (3rd 16K) |
| CAS3 | Col um Address Strobe \#3 | out | To acti vate col um address strobe for Hone Bank RAM (4th 16K) |
| DRANEE | Dynami c RAM Wite Enable | out | When active low, enables a write into the di spl ay RAM onl y |
| MXX | Mx Control of RAM Address | out | Mx control to 74LS157 (UO \& UI to multiplex the row and col um addresses to al I dynamic RAMs |
| V | Chrona Vector V | out | Col or vector level for quadrat ure (R-Y) i nput to vi deo nodul at or |
| Y | Lumi nance $\bar{Y}$ | out | Lumi nance (briqhtness) control l evel |
| RD | Read to CPU | In | CPU is reading from a nenory or I/O I ocation |
| WR | Wite from CPU | In | CPU is writing to a menory or I/O I ocation |
| MREQ | Menory Request | In | CPU is requesting access to a nenory location to read or write |
| IORQ | I/ O Request | In | CPU is requesting access to an I/O location to read or write |

TABLE 2.1.8-I

| SCLD I/ O PI N FUNCTI ON DEFI N TI ONS ( conti nued) |  |  |  |
| :---: | :---: | :---: | :---: |
| SYMBOL | NAME | $\begin{aligned} & \text { DI RECTI ON } \\ & \text { OF SCLD } \\ & \hline \text { IN/OUT } \end{aligned}$ | FUNCTI ON |
| RFSH | Ref resh | In | CPU is generating a refresh address to refresh dynamic RAMs |
| Tape In | Tape I nput | In | Magnetic tape si gnal input |
| $\overline{B E}$ | Bank Enable | In | When active Iow indi cates that internal menory is di sabled (Hone, Extensi on and Dock Banks) and an external nenory is in use |
| EXROM | Extensi on ROM Sel ect | out | Acti ve low chip sel ect signal for Extensi on ROM |
| vcc | +5 Vol t Power | In | Power ( +5 V ) i nput to SCLD |
| INT | Interrupt to CPU | out | Interrupts CPU to handle keyboard strobing and ti ner for PAUSE com mand. Open drai n N channel with internal pull-up |
| ROSCS | ROS Chip Sel ect | out | ROM Ori ent ed Sof tuare ( Cartridge Bank) Chi p Sel ect |
| SPKR/ TAPE OUT | Speaker and Tape Output | out | Digital output to nagnetic tape and to sound amplifier for speaker out put |
| oc | Cl ock "C" | out | Clock for sound chip 81. 764 Mtz . |
| BDI R | Bus Di rection to Sound Chi p | out | A bus di rection control signal to the PSG When high the sound chip either recei ves a write to PSG or I atches addresses from the data bus |
| Bd | Bus Control to Sound Chip | out | A bus control si gnal to the PSG. When hi gh the sound chi p ei ther is read to data bus or latches addresses from the data bus |

TABLE 2. 1. 8-1


The oscillator circuit utilizes an AT-cut quartz crystal at 14. 112 MHz . Thi s oscillator feeds a di vide by 4 chai $n$ to generate the 3.528 Mtz clock for the CPU ( 0 CPU). This clock runs continuously except when the CPU addresses the 16 K bytes of RAM containing the video di splay file at the sane tine the video di splay processor logic requires access to that same RAM For this contention case the CPU clock is stopped in the high state until the vi deo di spl ay processor access has been completed, then the CPU cl ock continues in its normal manner.
2.1.8.3 Display File HWCOntrol and Ting

The 14. 112 Mtz oscillator is al so used to drive the counter chai $n$ deri vi ng vi deo timing. By di viding the 14. 112 Mtz . si gnal by 896 a 15.75 KHz horizont al sweep frequency is generated. The 15. 75 KHz si gnal feeds a 9 -stage counter which counts from 0 to 106 H ( 262 deci nal) devel oping the 60. 1145 Hz vertical sync. See Figure 2. 1. 8-2.

During each horizontal scan the vi deo di spl ay processor accesses, in the standard vi deo mode, 32 bytes of pi xel data pl us 32 bytes of attributes by 32 nenory accesses reading 2 bytes per access in RAM page node, i.e. the Iow order address bits are provided to the RAM once via RAS activation, then the data byte is read during the first activation of CAS and the attribute byte is read during the second activation CAS. The page node operation is compl eted by deacti vating RAS. (See Fiq. 2.1.8-2.)

The accessed pi xel data is serially shifted out to the vi deo generation circuitry at a rate of 1 bit each 142 nanoseconds ( 7.056 Mtz ) resulting in the need to fetch a new data/ attribute pair each 1. 134 microseconds during the horizontal scan tine. The shifted out pixel inf or nation is used to control the sel ection of the 3 paper col or ( $\mathrm{pixel}=0$ ) or 3 ink col or ( $\mathrm{pixel}=1$ ) bits to be qated out as the $R, G$ and $B$ si gnal $s$. When FLASH is enabl ed by the attribute byte, the INK and PAPER fiel d inf or nation is swapped at the 1.879 Hz . flash rate. The R, G, and B si gnal s control the D-to-A converter which generates the proper $U, V$, and $\mathbf{V}^{\text {V outputs for use by the }}$ 1889 to create composite video.

The address infornation provided to the RAMs duri nq RAS and CAS times is as shown in Figure 2.1.8-2. This address generation logic expl ai ns the non-sequential nature of the video di spl ay as described in Section 2. 1. 10.

FI GRE 2. 1. 8- 2
V DEO DI SPLAY PROCESSOR RAM ADDRESS GENERATI ON
( Nornal Vi deo Mbde)

## DI SPLAY PI XEL DATA ADDRESS

Address Bit: 15


DI SPLAY ATTRI BUTE ADDRESS


V DEO TIMING COUNTER CHAI N


### 2.1.8.4 Interruption Generation ( 17 ns )

During the vertical bl anking interval (once each 15. 635 ns) the SCLD, if enabl ed by the INTEN bit (Bit 6) of I/O Port FFH, acti vates the INT si gnal whi ch di rectly connects to the INT i nput to the 280. A CPU naskable interruption can then occur, as descri bed in Section 2.1.3.7, if enabl ed.

### 2.1.9 Keyboard

The keyboard for the TS 2068 has forty-tuo (42) hard keys (typewriter style) with tactile feel utilizing an over-dead-center type of rubber spring pad and a carbon pill that hits the P.C. board, just under the keyboard, to short-out a pair of closel y pl aced preci ous netal contacts. The read-out matrix is an ei ght by five cross point switching as shown in Figure 2. 1. 9-1.

Each switch cl osure connects one of the ei ght high order address Ii nes (by goi ng I ow through a di ode) to one of the five input lines to the SCLD (KBO through KB4).

Scanning is by software al gorithm as described in Section 4.1.1. During the IN instruction, address bits AO A7=FEH sel ect the Keyboard I/O port while bits A8-A15 sel ect the particular 5 keys to be sampl ed during the particular IN instruction execution. For example, an IN instruction di rected at the keyboard I/O port with address bit A8 Iow and A9- Al5 high will supply Os on KBO, KBl, KB2, KB3, and/ or KB4 if the CAP SH FT, Z, X, C, and/ or V keys are respectivel $y$ denressed.

Note that when readi ng the I/O port FEH, data bits D5-D7 are not part of the keyboard information.

Section 2.4.7 details the connection of the keyboard to the nain P. C. board' .
2. 1. 10 16K Vi deo Displ ay RAM

The 16K-byte vi deo di spl ay RAM composed of two 4416's, is isol ated from the Z80A CPU by the SCLD control logic and buffers to allow the video di splay processor to access pixel and attribute dat a from the display files independent of the CPU (see Section 2.1.8.3).

The Video Di spl ay RAMis Iocated in Chunks 2 and 3 of the Hone Bank, begi nning at 400DH and 600DH respectivel y. Fi gure 2.1.10-I illustrates the organization of the Primary Display File Iocated at 4000 H The second display file utilizes the same organization. Based on the video node set via Port FFH, the vi deo hardware accesses the RAM for pi xel data and attribute control information.

Flgure 2.1.9. KEYBOARD SCHEMATIC


FIG 2.1.10-I
DI SPLAY FI LE ORGAN ZATI ON (NORMAL MODE)




## ATTRI BUTE FI LE:

| $\begin{gathered} \text { BLOCK } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { LINE } 0 \\ & 5800 \ldots . .581 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { LINE T } \\ & 5820 . . .{ }^{5} 533 \end{aligned}$ | LINES 2 - 6 c. . . 58DF | $\begin{array}{c\|} \hline \text { LINE 7 } \\ 58 \mathrm{E} 0 . . . . . \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| BLOCK | LINE 8 | LINE 9 | LINES 10-14 | LINE 15 |
| 1 | 5900..... 591F | 5920..... 593F | 5940............... . . . . . . 59DF | 59E0. . . . . 59FF |
| BLOCK 2 | $\begin{aligned} & \text { LINE } 16 \\ & 5 A 00 . . . .5 A 1 F \end{aligned}$ | $\begin{aligned} & \text { LiNE II } \\ & 5 A 20 . . . .5 A 3 F \end{aligned}$ | LINES 18-22 | $\begin{gathered} \text { LINE } 23 \\ 5 A E O . . . . \\ 5 A \end{gathered}$ |

## 2. 1. 11 Vi deo Generation

## 2. 1. 11. 1 Composi te Vi deo

The $U, V$, and $Y$ signals from the SCLD are supplied to the LM889 and associ ated circuitry to produce composite vi deo and nodul ated RF. This ci rcuitry produces col or vectors at approxi natel $y$ the following angl es:

| PHASE | TS 2068 | NTSC STANDARD |
| :--- | :---: | :---: |
|  | (Degrees) | (Degrees) |
| Bl ue | 350 | 350 |
| Magent a | 64 | 62 |
| Red | 116 | 112 |
| Green | 242 | 240 |
| Cyan | 284 | 284 |
| Yel I ow | 170 | 170 |
| Ref erence | 224 | 180 |

The Front Porch, Sync Pul se, Back Porch, and Col or Burst portions of the composite video signal are illustrated in Fi gure 2. 1. 11-1. In proper adj ust nent the following shoul d be observed:

| Sync Pul se | $=40+/-2$ IRE units |
| :--- | :--- |
| Col or Burst | $=35$ to 45 IRE units |
| Col or Burst Freq. | $=3.579545$ MZ. $+/ 70$ HZ |

The following three facts may aidin understanding problens with certain nonitors.

1. The col or burst is not synchronous with the uavef orm since it is gener ated from the 3. 579545 Mtz crystal and the naveformis derived fromthe 14. 112 MHz crystal. The result is observed ripples at col or boundaries, e.g. green to magent a.
2. The col or burst duration is 8 cycles while standard TV broadcast stations provide 9 cycles. This "short" burst is a problemfor sone nonitors.
3. The col or burst starts 6.4 microseconds from the I eadi ng edge of sync. Many monitors are desi gned to expect this start as early as 5.3 microseconds, thus these nonitors nay not produce col or when attached to the TS 2068.

FI GURE 2. 1. 11-1

## COMPOSI TE VI DEO SI GNALS


2. 1. 11. 2 RF Mbdul at or

The composite video information is used to AM nodul ate the sel ected channel frequency vi a the LM889 and associ ated Channel 2/3 tank circuitry. The nodul ated output is filtered through the output filter net nork to reduce harnonic generation to comply with FCC requi rements. The RF circuitry is physically cont ai ned insi de the RF-can at the rear I eft corner of the PCB (at the RF out put jack). 75 ohns is the output impedance.

### 2.1. 12 Cassette I/O

See Sections 2.1.13.2, 2.4.3 and 4.2.

## 2. 1. 13 Port Map

Table 2. 1. 13-1 summarizes the $1 / 0$ addressing of ports utilized by the TS 2068. Details of the data bits of each of these ports is provi ded by the following sections.
2.1.13. 1 Displ ay Enhancement Control (Port FFH)

The di spl ay enhancenent control regi ster within the SCLD controls:
a) Sel ection of Enhanced Vi deo Mbdes
b) Ink sel ection for $\mathbf{6 4 - C o l}$ umn Mode
c) Enable/ I nhi bit the $\mathbf{1 7} \mathbf{n s}$ inter uption to the $\mathbf{Z 8 0}$
d) Sel ection of Extensi on ROM or Cartridge (see Section 2. 1. 8. 1)


TABLE 2. 1. 13-1
I/O PORT MAP

2. 1. 13. 2 Keyboard/ Tape I/O (Port FEH)

Port FEH is used to input Keyboard and Tape data and to output Border col or, Tape data, and Sound (BEEP) tones.
READ (IN)


URI TE (OT)

2.1.13.3 TS 2040 Printer (Port 1XXXXOXX)

The TS 2040 Printer peripheral is written to and status read from via OUT and IN instructions with Bit $7=1$ and Bit 2 = $\mathbf{0}$ (other bits are not decoded by the printer).

READ (IN)


Printer Not

- Conf i gur ed

St art of Paper

URI TE (OUT)


Mbtor ON OFF
$0=\mathbf{O N}$
$1=\mathrm{OFF}$
Pixel to

- Print - 0 = None

1 = Black
2.1.13.4 Sound Chip \& Joystick (Ports F5H and F6H)

Ports F5H and F6H are used to control and access the Sound Generat or and the Joysticks. Det ails of the registers available via these ports is contai ned $f \mathbf{n}$ Sections 2.1.6 and 2.1.7.
2. 1. 13. 5 Horizontal Sel ect Regi ster (Port F4H)

The HSR addressed via Port F4H is used in the control of the Bank Switching logic as detailed fn Section 2.1.8. Each bit, when set, enabl es the corresponding 8 K nemory "chunk" in ei ther the Dock Bank (Port FF, Bit 7=0) or the Ext ensi on ROM Bank ( Port FF, Bit 7=1). The HSR must be set to all zeroes in order to enable the entf re Hone Bank.
2. 2 Schenatic Diagram

Appendf $x$ D contains a detailed schenatic di agram of the TS 2068.
2. 3 Unit Absol ute Ratings

| FUNCTI ON | DESCRI PTI ON | MIN | MAX |
| :---: | :---: | :---: | :---: |
| TS | Storage Temperature | -40c | +65C |
| VAC | AC Line Voltage | 105v | 130v |
| Ta | Operating Antient Temp | OC | 40c |
| Vfn | Vol tage on any Logic Pi n | -0.3v | +5. 3 v |
| Vfn (EAR) | EAR input Peak AC | -2. 0 v | +5. 0 v |
| Vdc (IN) | Input DC Vol tage | 14.75V | 26V |

2.4 Interfaces and Connectors

The TS2068 has a number of speci alized interfaces that are accessible vi a the following connectors:

| CONECTOR | TYPE | LOCATI ON |
| :---: | :---: | :---: |
| System Bus | $2 \times 32$ Card Edge | Ri ght Rear |
| Cartri dge | 2X18 Card Edge | Under TCC door |
| M C | 1/8" M ni Phone | Rear |
| EAR | I/8" Mni Phone | Rear |
| Pl ayer 1 | 9-pin "D" | Left Side |
| Pl ayer 2 Joy | 9-pin "D' | Right Side |
| Monitor | RCA Phono | Rear |
| TV | RCA Phono | Rear |
| Keyboard | 14- pi n SIP | Insi de-Left Rear |
| AC Adapt er |  | Rear |

## 2. 4. 1 System Bus Connect or - Pl

The TS2068 provi des a $2 \times 32$ pin connector, which is desi gnated as Pl , at the right rear corner of the console. The nechani cal, functional, and el ectrical requirenents of the system buss connector are detailed in the following tables and figures:

FI GURE/ TABLE TI TLE
Fi gure 2.4.1-1 PI Mating Connector Mechani cal Requi rements

Fi gure 2.4.1-2 PI Si gnal Layout
Table 2.4.1-1 PI Si gnal Definition
Table 2.4.1-2 PI Si gnal El ectrical Characteristics

FI GRE 2.4.1-1
PI MATI NG CONECTOR MECHAN CAL REQU REMENTS

64 PIN CONNECTOR


SCALE: NONE


SPECIFICATIONS:

| LTR | DIMEMSION |
| :---: | :---: |
| 1 | 22.85 (3.23) |
| w | 0.525:0.127 (.375 5.0051 |
| H | 13.07 $50.254(.580 \pm .010)$ |
| $A$ | 2.54 (.100) |
| - | $\begin{aligned} & \text { 31 EOUAL SPACEE AT } \\ & 2.54(.100)=74.74(3.100) \\ & \hline \end{aligned}$ |
| c | 2.34 (.10) |
| 0 | 1.727 (.088) max |
| E | $0.382 \pm 0.500$ (.330 5.020$)$ |
| F | FOR 1.875 (.082) BOAnO |

- All etmenclene are in millumeters. elmenalons anown (XX.X) are in inches.


## MOTES:

1. INSULATOR MATEAIAL: Insulator body bhall be 30\% elese-filled polyester and enell meet ULeav-0 regulrements.
2. CONTACT MATERIAL: Contact material ehall be phosphor bronze.
3. CONTACT FINISH: Contacts shall be eotectively plated with gold, $0.00038(.000015)$ thick over mickel on contact aurfeces.
4. INEERTION FORCE: Insertion forces ohall be 170.1-283.5 grame (6-10 oz) per contect patr uelng a 1.575 (.082) flat eteet test blede
5. WITMDNAWAL FORCE: Withdrawal forces shaft be 226.8-340.2 grame (8-12 ozl per contect pair ueting 1.675 (.062) flet test blade.
6. NORMAL FOACE: Normal force ehall be 8.05 grame ( 3 oz) minimum when mated with a 1.37 (.054) inick test board.
7. PURCHAEE FROM: San Dlogo Microtronics INC. San Diogo,CA 92123.

FIGURE 2.4.1-2
PI CONNECTOR SIGNAL LAYOUT

COMPONENT SIDE

TS1000 COMPATIBLE


NON-COMPONENTSIDE
(VIEW FROM FRONT OF COMPUTER)

TABLE 2.4.1-1

## PI SI GNAL DEFI N TI ON

| PIN \# | SIGNAL NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1A | GND | Signal Ground |
| 1B | GND | Signal Ground |
| 2A | EAR | EAR Input |
| 2B | SPKR/TAPE OUT | Speaker/Tape Output |
| 3A | A7RB | Refresh Address Bit 7 Buffered |
| 3B | +15v | +15 Volts DC |
| 4A | D7 | Data Bus Bit 7 |
| 4B | +5v | +5 Volts |
| 5A | DZIN | Daisy In (Not Connected) |
| 5B | Not Used | In |
| 6A | Slot | - |
| 6B | Slot | - |
| 7A | DO | Data Bus Bit 0 |
| 7B | GND | Power Ground |
| 8A | Dl | Data Bus Bit 1 |
| 8B | GND | Power Ground |
| 9A | D2 | Data Bus Bit 2 |
| 9 B | $\overline{0}$ | CPU Clock (Inverted) |
| 10A | D6 | Data Bus Bit 6 |
| 10B | A0 | Address Bus Bit 0 |
| 11A | D5 | Data Bus Bit 5 |
| 11B | Al | Address Bus Bit 1 |
| 12A | D3 | Data Bus Bit 3 |
| 12B | A2 | Address Bus Bit 2 |
| 13A | D4 | Data Bus Bit 4 |
| 13B | A3 | Mdress Bus Bit 3 |
| 14A | INT | Interrupt Bequest (Active Low) |
| 14B | A15B | Address Bus Bit 15, Buffered |
| 15A | MHI | Non-Maskable Int. (Active Low) |
| 15B | A14B | Address Bus Bit 14, Buffered |
| 16A | HALT | CPU HALT Indicator (Active Low) |
| 16B | A13B | Address Bus Bit 13, Buffered |
| 17A | MREQB | Memory Request (Active Low), Bfrd. |
| 17B | A 12 | Address Bus Bit 12 |
| 18A | IORQB | I/O Request (Active Low), Bfrd. |
| 18B | $\frac{\mathrm{All}}{\mathrm{RDB}}$ | Mdress Bus Bit 11 <br> Read (Active Low), Buffered |
| 19B | A10 | Mdrees Bus Bit 10 |
| 20A | WRB | Write (Active Low), Buffered |
| 20B | A9 | Mdress Bus Bit 9 |
| 21A | BUSAX | Bus Acknowledge (Active Low) |
| 21B | A8 | Mdress Bus Bit 8 |
| 22A | WAIT | CPU WAIT (Active Low) |
| 22B | A7 | Mdresa Bus Bit 7 |
| 23A | BUSRQ | Bus Request (Active Low) |
| 23B | A6 | Address Bus Bit 6 |
| 24A | RESET | CPU Reset (Active Low) |
| 24B | A5 | Address Bus Bit 5 |
| 25A | M1 | CPU Ml State (Active Low) |
| 25B | A4 | Address Bus Bit 4 |
| 26A | RFSHB | Refresh (Active Low), Buffered |
| 26B | DZOUT | Daisy Out (Not Connected) |
| 27A | EXROM | Extension ROM Enable (Active Low) |
| 27B |  | Color Signal - Red |
| 28A | $\overline{\text { ROSCS }}$ | ROS Chip Select (Active Low) (Dock Bank Enable) |
| 28B | G | Color Signal - Green |
| 29A | $\overline{B E}$ | Bank Enable (Active Low) |
| 29B | B | Color Signal - Blue |
| $\begin{aligned} & 30 \mathrm{~A} \\ & 30 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { IOA5 } \\ & \text { BUSISO } \end{aligned}$ |  |
| 31 A | SOUND | Analog Sound Signal Output (0-5V) |
| 31B | VIDEO | Composite Video Signal Output |
| 32A | GND | Signal Ground |
| 32B | GND | Signal Ground |
| NOTE: | Pins are on co <br> Pins are on no | ide of board <br> t (soldering) side of board |

TABLE -2.4.1-2
PI SI GNAL ELECTRI CAL CHARACTERI STI CS


### 2.4.1.1 Attachnent of an RGB Mbnitor

The TS 2068 provides via the Pl rear-edge connect or the ability to attach an RGB nonitor for excellent pi cture clarity and resol ution. The TTL-I evel I ogic si gnal s appear di rectly on the rear-edge connect or of the TS 2068 -- the necessary synch si gnal s can be derived fromthe si mple synch stri pper/separat or circuit descri bed here.

The Schenatic of Fi gure 2.4.1-3 shous the required connections and electronics. Attachnent is via the 64-pi n keyed Pl connector. Shi el di ng should not normally be requi red, but ferrite beads are recomended on each wire to minime $E M$, $T M$, etc.

Gircuit Operation - RN and the base-emitter junction of Q operate as a DC restoration circuit with current flowing onl $y$ when the composite video input signal from connector pin B31 is at the synch level. With the charge nai ntai ned on $\mathrm{Cl}, \mathrm{Q}$ conducts onl $y$ during the synch pul se interval (not during the col or burst tine). During this conduction interval, the composite synch si gnal appears in inverted form on the collector of $Q$. The Q2 stage si mply re-i nverts the si gnal, provi di ng at its collector a composite synch signal for the connected nonitor.

To provide a separated Vertical synch pulse, R5 and C3 filter the output of $\mathbf{q}$ to partially eliminate the Horizontal synch pulses which are shorter than the Vertical synch pulses. The partially filtered inverted si gnal is re-inverted by Q, then R6 and C4 compl ete the el imination of the Horizontal synch pulses so that a separate Vertical synch pulse is supplied for the attached nonitor.

Si gnal s R, G and B from connect or pins 827, 828, and B29 can be supplied di rectly to the attached nonitor.

FI GURE 2.4.1-3 01.03: 2 2n2907orequal


## 2. 4. 2 Cartridge Connector - J4

The TS2068 provi des a $2 \times 18$ pin connector (desi gnated J4 on the schenatic) under the door at the front right of the console. The table and figures listed bel ow detail the nechani cal, functional, and el ectrical requi rements and Iimits of the J4 Cartridge Connector.

FI GRE/ TABLE
Fi gure 2.4.2-1

Fi gure 2. 4. 2-2
Table 2.4.2-I
Tabl e 2. 4. 2-2

TI TLE
J4 Mating PCB Mechani cal Requi rements

J4 Si gnal Layout
J4 Si gnal Definition
J4 Si gnal El ectrical Characteristics


FI GURE 2. 4. 2-I

## J 4 MATI NG PCB MECHAN CAL REQU REMENTS


(1) Circuit Board Material:

FLGFN C62
Cl/lA2A (94V-0)
Copper 1 or 2 sides
(2) Contact Fingers: Min. 10
millionth MIL-G - 45204 Gold over
.00005 to . 00010 inch low stress nickel.
(3) Contact Fingers 2 and 36

should be longer than other
fingers to latch-up when inserted
with power on.

FI GURE 2.4.2-2

## J4 SI GNAL LAYOUT

(View from Front)


34


TABLE 2.4.2-I
J 4 CONNECTOR SI GNAL DEFI N TI ONS

| PI N \# | SI GNAL | NAME | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| 1 | A14B |  | Address Bus Bit 14, Buffered |
| 2 | +5v |  | +5 volts DC |
| 3 | Al 2 |  | Address Bus Bit 12 |
| 4 | A13B |  | Address Bus Bit 13, Buffered |
| 5 | DO |  | Data Bus Bit 0 |
| 6 | D7 |  | Data Bus Bit 7 |
| 7 | D |  | Data Bus Bit ${ }^{\text {d }}$ |
| 8 | AO |  | Address Bus Bit 0 |
| 9 | 02 |  | Data Bus Bit 2 |
| 10 | Al |  | Address Bus Bit 1 |
| 11 | D6 |  | Data Bus Bit 6 |
| 12 | A2 |  | Address Bus Bit 2 |
| 13 | D5 |  | Data Bus Bit 5 |
| 14 | A3 |  | Address Bus Bit 3 |
| 15 | D3 |  | Data Bus Bit 3 |
| 16 | A15B |  | Address Bus Bit 15, Buffered |
| 17 | D4 |  | Data Bus Bit 4 |
| 18 | MREQB |  | Menory Request ( Acti ve Low) , Bfrd. |
| 19 | IORQB |  | I/O Request (Active Low), Buffered |
| 20 | A7RB |  | Refresh Address Bit 7, Buffered |
| 21 | RDB |  | Read (Active Lou), Buffered |
| 22 | MT |  | CPU M State (Acti ve Low) |
| 23 | WRB |  | Wite (Acti ve Low), Buffered |
| 24 | A8 |  | Address Bus Bit 8 |
| 25 | A7 |  | Address Bus Bit 7 |
| 26 | A9 |  | Address Bus Bit 9 |
| 27 | A6 |  | Address Bus Bit 6 |
| 28 | A10 |  | Address Bus Bit 10 |
| 29 | A5 |  | Address Bus Bit 5 |
| 30 | AII |  | Address Bus Bit 11 |
| 31 | A4 |  | Address Bus Bit 4 |
| 32 | RFSHB |  | Refresh (Active Low), Buffered |
| 33 | BE |  | Bank Enable ( Active Low) |
| 34 | EXROM |  | Extensi on ROM Enable (Acti ve Low) |
| 35 | ROSCS |  | ROS Chip Sel ect (Active Low) (Dock Bank Enable) |
| 36 | GND |  | Ground |

TABLE 2. 4. 2-2
J4 SI GNAL ELECTRI CAL CHARACTERI STI CS

| M ${ }^{\text {a }}$ MON C | CAPACl TI VE LOADI NG MAX ( PF) | UTS | TS2068 | $\mathrm{V}(\mathrm{OH})$ <br> M N VOLTS | I ( LOAD) * V I L |  | V(IH) M N VOLTS | INPUTS TO TS2068 <br> I IN (MAX) | I NPUT CAPACI TI VE LOADI NG MAX (PF) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | V( OL) MAX <br> VOLTS | $\begin{aligned} & \text { I (LOAD) } \\ & \text { MAX } \\ & \text { (MA) } \end{aligned}$ |  |  |  |  |  |  |
|  |  |  |  |  | MI N\| | MAX |  |  |  |
|  |  |  |  |  | (uA) | VOLTS |  | uA |  |
| A15B | 30 | 0.5 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A14B | 30 | 0.5 | 1.8 | 2.4 | 10 |  |  |  |  |
| A13B | 30 | 0.5 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A 2 | 30 | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A I |  | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A10 | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| A9 | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| A8 | 30 | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A7 | 30 | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A6 | 30 | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A5 | 30 | 0.4 | 1. 8 | 2.4 | 10 |  |  |  |  |
| A4 | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| A3 | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| A2 | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| Al | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| AO | 30 | 0.4 | 1.8 | 2. 4 | $1 ?$ |  |  |  |  |
| A7RB | 30 | 0.5 | 0.35 | 2. 7 |  |  |  |  |  |
| ROSCS | 30 | 0.4 | 1.8 | 2.4 | 10 |  |  |  |  |
| MREQB |  | 0.5 | 1. 8 | 2.4 | 10 |  |  |  |  |
| $\overline{\mathrm{RDB}}$ | 30 | 0. 5 | 1. 8 | 2.4 | 10 |  |  |  |  |
| 1 ORQB | 30 | 0.5 | 12 | 2.4 | 10 |  |  |  |  |
| WRB | 30 | 0.5 | 12 | 2.4 | 10 |  |  |  |  |
| RFSHB |  | 0.5 | 12 | 2.4 | 10 |  |  |  |  |
| EXROM | 30 | 0.5 | 12 | 2.4 | 10 |  |  |  |  |
| iii | 30 | 0.5 | 12 | 2.4 | 10 |  |  |  |  |
| DO | 30 | 0.4 | 1. 8 |  |  |  | 2.0 | 15 | 120 |
| D1 | 30 | 0.4 | 1. 8 | 2. 4 |  | 0.8 | 2.0 | 15 | 120 |
| D2 | 30 | 0.4 | 1. 8 | 2.4 |  | 0.8 | 2. 0 | 15 | 120 |
| D3 | 30 | 0.4 | 1. 8 | 2. 4 |  | 0.8 | 2. 0 | 15 | 120 |
| D4 | 30 | 0.4 | 1.8 | 2. 4 |  | 0.8 | 2. 0 | 15 | 120 |
| D5 | 30 | 0.4 | 1.8 | 2.4 |  | 0.8 | 2.0 | 15 | 120 |
| D6 | 30 | 0.4 | 1.8 | 2.4 |  | 0.8 | 2.0 | 15 | 120 |
| D7 | 30 | 0.4 | 1. 8 | 2. 4 |  | 0.8 | 2. 0 | 15 | 120 |
| Vcc $(+5 V)$ | -- | 5. 25 | 300 | 4. 75 |  |  |  |  |  |
| GND | -- | -- | --- | --- |  |  |  |  |  |

2.4.3 Cassette I/O

The EAR and MIC connectors prove ded on the rear of the TS2068 are l/8" mini -phone jacks requiring I/8" mi ni -phone plugs as mating connectors.

The MIC output is filtered by a low pass filter with a breakpoi nt of 2.5 KHz and provides a si gal output of 0.15 to 0.67 V pep.

The EAR input is filtered by a low pass filter with a breakpoi nt of 23 KHz . Input vol tapes should be bet ween 4.0 and 10.0 V pep.
2.4.4 Joystick

The joystick input connectors, one on each side of the TS2068 case, are standard D- pin " ${ }^{\prime}$ " type connectors for use with 5-switch type joysticks.

Connect or layout and the function of each pin is gi ven in Figure 2.4.4-I and Table 2.4.4-1, respectively $y$.

Fl GRE 2.4.4-I
J OYSTI CK CONNECTOR


TABLE 2.4.4-I
J OYSTI CK CONECTOR SI GNAL ASSI GNMENT

| P/ N | SI GNAL NAME | I/O PORT BIT | FUNCTI ON |
| :---: | :---: | :---: | :---: |
| 1 | DIRT | 0 | STI CK UP |
| 2 | DIR2 | 1 | STI CK DOWN |
| 3 | DIR3 | 2 | STI CK LEFT |
| 4 | DIR4 | 3 | STI CK RI GHT |
| 5 | --- | ---- | not used |
| 6 | BUTTON | 7 | PUSH BUTTON |
| \& | 5 v | --- | 5 VOLT POVER |
| 8 | READ STROBE | --- | ADDRESS BIT 8 OR 9* |
| 9 | GND | --- | POVER GROUND |

*When Address Bit 8 is high, the READ strobe to the left joystick is dri ven low When address Bit 9 is high, the READ strobe to the right joystick is dri ven low
2.4.5 AC Adapter Power Pl ug

The AC Adapter provi ded with the TS 2068 provi des unregul ated DC to the unit as described in Section 2.1.1 Mechani cal details of the pl ug which mates to the TS 2068 are shown below:

MINI-POWER PUG DETAIL

The MDN TOR output on the rear of the TS2068 provi des a 1 V p-p ( + - $20 \%$ composite col or video signal output to an RCA phono jack which is mated by a standard phono pl ug into a 75 ohm coax cable. See Section 2.1.11.1.
2.4.7 RF Output

The TV output on the rear of the TS2068 provides a nodul ated col or vi deo si gnal on VF Channel 2 or Channel 3 as sel ected by the channel sel ect switch on the bottom of the unit. Connection to the RCA phono $j$ ack out put should be via a standard phono pl ug and 75 ohm coax cable. See Section 2.1.11. 2.

Channel frequenci es provi ded are
Channel 2 55, 250 H- 100 KHz
Channel 3 61, 250 +/- 100 KHz
Out put levels are less than $\mathbf{3} \mathbf{m i l i n}$ nats as limited by the Federal Communi cations Commission.
2.4.8 Keyboard Interface - J 9 Connect or

Located on the PCB insi de the TS 2068 is a 14-pin si ngle-in-line flex cable connect or (AMP TRI O- MATE P/ N I-520315-4 or equi val ent). Si gnals are as listed bel ow

| PI N | SI GNAL |
| :--- | :--- |
|  |  |
| 1 | GND |
| 2 | KBO |
| 3 | KBI |
| 4 | KB2 |
| 5 | KB3 |
| 6 | KB4 |
| 7 | CR6/A I |
| 8 | CR7/A10 |
| 9 | CR8/A9 |
| 10 | CR9/A12 |
| 11 | CR10/A13B |
| 12 | CRI I/A8 |
| 13 | CRI 2/A14B |
|  | CR13/A15B |

Any nodification to or repl acenent of the keyboard supplied must consi der the following:
(1) Contact resistance less than 200 ohns.
(2) Bounce less than 10 ns .
(3) Capacitance per Iine I ess than 20 pF ( 0 or 1 key depressed); I ess than 40 pF ( nore than 1 key depressed).

## 3. 0 SYSTEM SOFTMARE GU DE

3. 1 Identifier

Location 13 (13H) of the Hone Bank ROMis used to identify the revision level of the System Sof tuare. The initial versi on is identified by this location having a val ue of 255 (FFH). Any subsequent versi ons will decrenent this val ue by 1 , e.g., the first revisi on would be identified by a val ue of 254 (FEH). This identifier should be used to conditionally apply patches or execute "work-arounds" identified as necessary with a particular versi on of the System Softuare.
3. 2 ROM Organization and Servi ces
3.2.1 Hone ROM
3.2.1.1 Fi xed Entry Points

Hone ROM Location 0 is the entry to the system initialization code upon power-up (Ref. Figure 1.1-4). Locations 8 through 48 ( 8 H through 30 H ) are the $\mathbf{Z 8 0}$ RESTART entry points for the following functions:

RESTART FUNCTI ON
8 ERROR - Error exit from BASI C (Address on Stack points to Error Number)

VRCH - Wite Character (Code in A) to Current Output Channel as establ ished by SELECT (Address of output routine pointed to by System Variabl e CURCH). (See Section 4.0).

IGN SP - Ret urn in A the current si gnificant character in the Program Li ne (Address in System Variable CH ADD) ski pping over spaces and-control characters except End- of-Li ne (ODHEENTER)

NXT_IS - Li ke IGN SP but returns in A the Next Significant Character.
CALCTR - Entry to Cal cul at or Routi nes

COPYUP - Make room for BC Bytes of temporary workspace just bef ore address in System Vari able STKBOT by copying up menory bet ween there and the address in STKEND, adjusting affected poi nters. Returns DE= st Byte of Space; HL=Last.

Location 56 (38H) is the entry to service the hardware generated interruption which occurs approxi natel y every I/60 of a second (16. 67 ns). Z80 Int. Mbde 1 is used. This interruption is used to scan the keyboard (cal I to routine UPD K - see Section 4.1.1). It is al so used to update the Frame Counter ( 3 bytes poi nted to by the System Vari abl e FRAMES) used by the RANDOMZE instruction.

Location $102(66 \mathrm{H})$ is the entry point for the NMI interruption, but this inter ruption is not used in the TS2068 desi gn. (See Section 2. 1. 3. 8 NMI I nterruption.)

### 3.2.1.2 BASI C AROS Support

BASIC Appl ication Cartridges are supported by special code in the Home ROM A programline is copi ed fromthe cartridge to a buffer in the Hone RAM (ARSBUF) and is then executed from there by the BASIC Interpreter. When a READ conmand is executed, the line containing the appropriate DATA statement is al so copi ed from the cartridge to the RAM The cartridge nenory is enabled onl y fur search and copy operations for both programlines and DATA statenents, and when executing a USR function, otherwise the entire Hone Bank is enabl ed while executing in the BASIC Interpreter. There is no support for User-Defined Functions which insert the expanded definition parameters di rectly into the program and then require search of the program area to find these paraneters whenever a function is invoked.

See Section 5. 1, Cartri dge Sof tuare/ Hardware, for additional details on BASIC AROS.

## 3. 2. 1. 3 General

The bal ance of the Home ROM cont ai ns the BASI C Interpreter and standard I/O routines with the exception of the cassette I/O which is in the Extension ROM The bit map table for the standard character set is located at the end of the Hone ROM from I ocation 15616 to ' 16383 ( 3DOOH to 3FFFH). The address of this table minus 256 (IOH) is contai ned in the System Variable CHARS ( $=3 \mathrm{COOH}$ ).

The Hone ROM routines accessible via the Function Di spatcher are described in Table 3.3.4-2. See Appendi $x$ f or the ROM Maps gi ving the ROM addresses of these routines.

## 3. 2. 2 Extensi on ROM

3.2.2.1 Fi xed Entry Points

Extensi on ROM Location 0 contai ns code to pass control to the initialization code in the Hone ROM (Figure 1. 1-4).

Extension ROM Location 56 (38H) is the interruption fielder. Control is passed to the System RAM code (See Section 3.3.3) to bank switch to the Hone Bank and call the interruption service routines after which the state of the machi ne is restored and control returns to the interrupted process. Figure 3. 2. 2-I shows the Extensi on ROM I nterruption Fi el der code.
3. 2. 2. 2 Gener al

The bal ance of the Extensi on ROM cont ai ns the following maj or components:

- Final Phase of System Initialization (See Fi gure 1.1-4)
- Cassette tape I/O (see Section 4.2)
- Change Vi deo Mbde Service
- OS RAM routi nes incl udi ng the Function Di spat cher (copi ed to RAM at System Initialization) (see Section 3.3.3)
- Function Di spat cher Junp Table

FI GURE 3.2.2-I
Extensi on ROM Interruption Fi el der

| LOCAT ION | OBJ ECT | CODE | SORC | CODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0038 | F5 |  | PUSH | AF | Save AF |
| 0039 | F3 |  | D |  | Disable Ints. |
| 003A | 3AC25C |  | LD | A, ( V DMDD) | Test Vi dnod |
| 003D | A7 |  | AND | A |  |
| 003E | 00 |  | NOP |  |  |
| 003F | 2804 |  | JR | Z, CHO | Vi dmod=0 |
| 0041 | FI |  | POP | AF | Restore AF |
| 0042 | C36EFA |  | JP | INT7 | Chunk 7 if Vi dnod not 0 |
| 0045 | Fl | CHO | POP | AF | Restore AF |
| 0046 | C3AE62 |  | JP | INT3 | Chunk 3 if Vidnod $=0$ |

### 3.2.2.3 Vi deo Mbde Change Servi ce

The routine CHNG VID takes as input a si ngle byte in Regi ster 3 whi ch desi gnates the desi red vi deo mode as shown in Table 3.2.2-1. Al I non-zero val ues invol ve access to the second di spl ay file located at 6000 H 7AFFH When the node change requi res remapping of the RAM (see Fi gure 1.1-3), the necessary rel ocation (BASI C program nachi ne stack, OS RAM code, UDG area, et c.) and nodifications (system variabl es, RAM code internal addresses, stack poi nter, etc.) are done by thi s service. The desi red vi deo node is written to Port OFFH, Bits O5, and the System Vari abl e V DMDD (5CC2H) is updated. The second displ ay file is cleared to zeros on initial access (for Dual Screen Mbde and High Resol ution Graphics Mbde, this results in a black screen si nce 0 yi el ds attri butes of black ink on bl ack paper). If there is not enough free menory to do the necessary renapping, Error 4, Out of Menory is gi ven.

Access to this service via the Function Di spatcher cannot be nade consistently for various reasons. An Interface Routine is gi ven in Section 3.2.2.4, to be executed from the Hone RAM whi ch provi des access to the Video Mode Change Servi ce as well as other Extensi on ROM routi nes.

See Sections 4.1.2 and 5. 2 for di scussi on of vi deo screen support sof tware. See Section 6.4 for details on known problens and corrections rel ated to the Video Mbde Change Service.

TABLE 3. 2. 2-I
I NPUT TO V DEO MDDE CHANGE SERM CE

| value <br> IN A | V DEO MDDE |  | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| 0 | Nor nal |  | Pri nary Displ ay File Only(Close 2nd Display File if Open) |
| $\begin{aligned} & 128 \\ & (80 \mathrm{H}) \end{aligned}$ | Dual Screen |  | Tuo Display Files Available. Primary Display File Active at Screen. |
| 1 | Dual Screen |  | Two Display Files Available. Second Display File Active at Screen |
| 2 | High Resol ution Graphi cs |  | Primary Displ ay File contains data for 256X192 pi xel s. <br> Display File contains 6144 Attribute Bytes, each one controlling $8 \times 1$ pi xel s. NOTE 1. |
|  | 64-Col umm |  | The tuo di spl ay files are com bi ned to provi de a 64 col um $X$ 24 li ne screen. Even col ums are deri ved from data in the Primary Displ ay File and odd col unns from the 2nd Di spl ay File. <br> Bits 3-5 of the node sel ect the ink col or which determines the compl enent ary paper col or. The Fl ash and Bright Attri butes are fixed at 0 ; the Border is fixed at the paper col or. NOTE 1. |
|  | Ink | Paper |  |
| 6 | Bl ack | White |  |
| $\begin{aligned} & 14 \\ & \text { ( OEH) } \end{aligned}$ | Blue | Yel I Ow |  |
| $\begin{aligned} & 22 \\ & (16 \mathrm{H}) \end{aligned}$ | Red | Cyan |  |
| $\begin{aligned} & 30 \\ & (\mathrm{IEH}) \end{aligned}$ | Magenta | Green |  |
| $\begin{aligned} & 38 \\ & (26 H) \end{aligned}$ | Green | Magenta |  |
| $\begin{aligned} & 46 \\ & (2 E H) \end{aligned}$ | Cyan | Red |  |
| $\begin{aligned} & 54 \\ & (36 \mathrm{H}) \end{aligned}$ | Yell ow | Bl ue |  |
| $\begin{aligned} & 62 \\ & (3 \mathrm{EH}) \end{aligned}$ | White | Black |  |

NOTE 1: The areas of menory nornally used for Attribute Bytes are not accessed by the vi deo hardware in this node.

## 3. 2. 2. 4 Extensi on ROM I nterface Routi ne

The Extensi on ROM routines W TAPE (Wite from RAM to Tape), R-TAPE (Read from Tape to RAM (see Section 4. 2) and CHNG VID (see Section 3.2.2.2) may be of interest to the nachi ne code programer. Because of a conflict with the use of the IX Regi ster, the tape routines cannot be successfully accessed via the Function Dispatcher. Because the Change Video Mode Service nay involve relocating the OS RAM routi nes (incl uding the Function Di spatcher), and for other reasons, it al so cannot be consistently accessed using the Function Di spatcher. Figure 3.2.2-2 gi ves a sample routine, to be executed from the Home RAM which can be used to bank switch to the Extensi on ROM and call di rectly to the desi red service. Appendi x A contai ns an Extensi on ROM Map gi vi ng the addresses of these and ot her routines.

FI GRE 3.2.2-2
EXTENSI ON ROM I NTERFACE ROUTI NE


## 3. 3. 1 System Vari abl es

RAM begi nni ng at 23552 ( 5 COOH ) is dedi cated to the BASIC System Variabl es as defined in Appendi x D of the TS 2068 User Manual and in Appendi x B of this docunent. The area from the end of the defined vari abl es (STRMNM - 23755 (5CCB)) to 24297 ( 5 EE 9 H ) is reserved for expansion of the System Variables, but is not used by the Operating Systemin the current TS 2068.
3.3.2 System Configuration Table

The area from 24298 (5EEAH) to 24575 (5FFFH) is reserved for the System Configuration Table (SYSCON). This table is built at systeminitialization time and is conprised of an 8 byte entry for AROS, a 4 byte entry for LROS, followed by el even 24-byte entries for proposed expansion banks and an End-of-Table narker. In the original TS 2068 the actual usage of this table is limited to the 12 bytes for sof tuare cartridge identification (see Section 5. 1 for details of the LROS and AROS Overhead Bytes).

## 3. 3. 3 Machi ne Stack

The TS 2068 reserves 512 (200H) bytes of RAM for the Machi ne Stack. The Machi ne Stack pointer is initialized to a val ue of 6200 H (val ue al so in System Variable MSTBOT); the poi nter is decrenented as itens are pushed onto the stack (the poi nter may al so be nodified di rectly by software). While the area reserved for the stack extends to 6000 H there is no actual check made to enforce thi s linit.

Note that the Machi ne Stack is located in the sane menory area as the second di spl ay file. The CHNG VID routi ne rel ocates the stack to the nenory area from OF7COH to OF8BFH and modifies the Stack Poi nter and MSTBOT (OF8COH), as well as ot her affected system variables, when initializing the second di splay file. (See Section 3. 2. 2. 3. )

## 3. 3.4 OS RAM Routi nes

The code for the following Operating System functions is copi ed from the Extensi on ROM to Chunk 3 of the RAM at System initialization tine. Si nce this is in the same nenory area as the second di splay file, this code must be rel ocated, al ong with the machi ne stack, if the second display file is to be used. The CHNG VID routi ne does the necessary rel ocation and modifications. (Section 3. 2. 2. 3. )

Because this code is not in a fixed location, access to the OS RAM routi nes is conditional on the current vi deo node. The standard techni que empl oyed is to test the val ue in the System Variable VIMDD at I ocation 23746 (5CC2H). A zero indi cates that the second di splay file is not in use and that the OS RAM routi nes are theref ore in Chunk 3; any non-zero val ue indi cates that the routines are in Chunk 7.

YOTE: Thi s desi gn implies that Chunks 2, 3 and 7 are al ways enabl ed in the Hone Bank RAM whenever the System ROM and/ or RAM routi nes are bei ng used.

The OS RAM routines are contai ned in Mbdule "Di spatch" whi ch is incl uded in Appendix A.

### 3.3.4.1 RAM Interruption Handler

Chunk 3 Entry: 62AEH
Chunk 7 Entry: FA6EH
The user must enter with bank stat us and Z80 regi sters intact, with address from point of interruption on the stack.

The RAM interruption handler saves state, i ncl udi ng nenory sel ection, enabl es the Home Bank, updates the Frane Counter, calls the keyboard scan routine in the Hone ROM restores state, and returns to the interrupted process.

The RAM Interruption handler is used whenever the interruption occurs while the Extensi on ROM i s enabled, See Fi gure 3.2.2-1, Extensi on ROM Interruption Fiel der. This same techni que can he used for interruption processing in another bank, e.g. if an LROS wanted to use the standard system ROM keyboard scanni ng routi nes.

## 3. 3. 4. 2 RAM Servi ce Routi nes

Table 3. 3.4-I Iists the RAM service routines which are desi gned to facilitate communi cation bet ween menory banks. Those with Service Codes are accessible via the Function Dispatcher.

TABLE 3.3.4-I
OS RAM SERM CE ROUTI NES

| ABEL SERM CE COOE |  |  | LOCATI ON |  | DESCRI PTI ON |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | H. | H. |  |
| GET_ V |  | - | 6316 | FAD6 | Ret urns in HL the nord fromthe address in HL in the bank specified in B. |
| PUT_ VE |  |  | 6336 | FAFB | Wites the mord in DE to the address in HL in the bank specified in $B$. |
| GET ST | ATUS | 14 | 6405 | FBC5 | Ret urns current menory sel ection (Horizontal Sel ect byte - I ow active) in C for the bank specified in B. Preserves Bank \# in B for Hone, Ext. or Dock. |
| GET_ CH |  |  | 644D | FCOD | Returns a si ngle byte mask in A with all bits 0 except the one corresponding to the chunk for the address in H . |
| GET N | MER | 15 | 645E | FOE | Returns in Reg. A the bank number currently controling the address in HL. |
| BANK | ENABLE | E | 6499 | FC59 | Enables the menory sel ected (Horizontal Sel ect byte - I ow active) in the specified bank. ( Bank \# in B; Mem Sel.in C) |
| GOTO | BANK | - | 6572 | F032 | Transfers control to the speci fied address after enabling the menory sel ected in the specified bank. Paraneters passed on stack by pushing target address, then Bank \#/ Mem Sel ect prior to calling GOTO BANK. ( Ret urn address is di scarded). |
| CALL | BANK | - | 65D0 | FD90 | Like GOTO BANK except saves current hankstatus, calls target address, and restores status prior to returni ng to user. Two additional parameters are passed on stack prior to doi ng call to CALL BANK. These are PRM OUT ( 16 -bits) following by PRM_IN ( 16 bits) as described for the Function Di spatcher. |

OS RAM SERM CE ROUTI NES
( cont i nued)

| LABEL |  | SERM CE CODE | LOCATI ON |  | DESCRI PTI ON |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (Deci mal) |  |  |  |  |  |
| XFER | BYTES | - | 6722 | FEE2 | Copies $n$ byte(s) from specified |
|  |  |  |  |  | source to speci fied destination |
|  |  |  |  |  | in ei ther ascending or descendi ng order. Source and destination |
|  |  |  |  |  | can be in the same or different |
|  |  |  |  |  | banks and can be in shadowing |
|  |  |  |  |  | chunks, but neither source nor |
|  |  |  |  |  | desti nation can pass a "chunk" |
|  |  |  |  |  | (8K) boundary si nce onl y the |
|  |  |  |  |  | chunks contai ning the starting source and destination addresses |
|  |  |  |  |  | are explicitly enabled. |
|  |  |  |  |  | Paraneters passed on stack by pushi ng: |
|  |  |  |  |  | Source Bank/ Dest. Bank |
|  |  |  |  |  | Source Address |
|  |  |  |  |  | Dest. Address |
|  |  |  |  |  | Length |
|  |  |  |  |  | O Di rection: |
|  |  |  |  |  | ( $\mathrm{O}=$ Asscendi ng |
|  |  |  |  |  | - I =Descendi ng) |

NOTE: See Appendix A for listing of these routines. See Section 6.0 for known corrections to the routines.

Chunk 3 Entry: 6200H
Chunk 7 Entry: F9COH
The Function Di spatcher provi des, a common interface to a nunber of system routi nes via a Servi ce Code and Jump FI ag parameter passed on the machine stack. Table 3.3.4-2 Ii sts the routines in Service Code order. Codes for routines that are known to not be successfully accessible via the Function Di spatcher have been del et ed (narked Reserved). However, there is no guarantee that those on the list can be accessed without probl ens. Sone ROM routi nes require data in a particular format, e.g. BASIC floating point number(s), both standard and speci al integer fornat, on the Cal cul at or Stack which is locat ed bet ween (STKBOT) and (STKEND) ( see Appendi x C of the TS 2068 User Manual). An effort has been nade to incl ude inf or nation on regi ster usage and functionality, but sone of the ROM routines are so tightly tied to the BASIC Interpreter that they nould require anal ysis which is beyond the scope of this document. These have been flagged with an Asterisk, but included in the list for documentation purposes onl $y$. Mbst of the routines which are di rectly implenenting a BASIC command or function have tho different action sequences based on the INTPT FIag (Bit 7 of FLAGS) which di sti ngui shes syntax checki ng ( $\mathrm{Fl} \mathrm{ag}=0$ ) from actual execution ( $\mathrm{Flag}=1$ ).

In order to use the Function Di spatcher, first set up any menory and stack (both machi ne and/ or cal cul at or) locations as if invoking the desired service directly. Then push the parameter(s) for the Di spatcher on the nachi ne stack in the order outlined bel ow Finally, set up the registers as if invoking the desi red service di rectly and call the Di spatcher based on its current location (Chunk 3 if $V$ DMDD $=0$ or Chunk 7 if VIMDD has a non-zero val ue).

16 bits - Number of bytes of parameter data being passed on the stack to the specified Servi ce (number of stack "pushes" * 2). Zero if no parameters being passed. E.g., to pass 4 bytes:

> LD H, 4
> PUSH HL

This paraneter is passed to the Dispatcher only if the Jump FI ag (SVC CODE) Bit 15) is not set. NOTE: This paraneter refers to nadine stack entries only, not to the Cal cul at or Stack.
2.
3.

SVC_CODE 16 bits - Bits 014 identify the Service to be i nvoked. Bit 15 (J ump Fl ag) is set if no return is desi red (jump to Service rather than call). Bit 15 is zero if return is desired. E. g, to cal I K SCAN using Service Code 136:

| LD H, 136 | or | LD HL,88H |
| :--- | :--- | :--- |
| PUSH HL |  | PUSH HL |

```
Addendum To TS 2068 Function Dispatcher Services:
On page 84, COLOR and HIFLSH (service codes }85\mathrm{ and 86)
cannot always be accessed through the Function Dis-
patcher, due to resetting of the carry flag by the FD.
COLOR may be accessed by setting the registers as de-
scribed in the manual, and then coding CALL #23DE.
HIFLSH can be accessed similarly by coding CALL #2410.
```

TS 2068 FUNCTI ON DI SPATCFER SERV CES

| SERM CE | SERM CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: |
|  | 1-13 (1-0DH) | Reserved |
| GET STATUS | 14 (0EH) | Returns Menory Sel ection (Low Active) in C for Bank \# in B |
| Get NuMber | 15 ( OFH) | Returns Bank \#in A for Address in H. |
|  | 16-24 (10-18H) | Reserved |
| UPD K | 25 (19H) | Process Keyboard Input (See Section 4. 1 .1) |
| PARP | 26 (1AH) | Generates DE+1 Cycl es of a Tone having the Period 8N+236 to $8 \mathrm{~N}+246 \mathrm{~T}$ - States. $\mathrm{HL}=\mathrm{N}$ (See 4.4) |
| BEEP | 27 (1BH) | BEEP Command - processes paraneters on Cal cul at or Stack. Exits via PARP. (See 4.4) |
| K DUMP | 28 (1CH) | COPY Command. Dumps Primary Display File to Printer. (See 4. 1. 3) |
| SENDTV | 29 (1DH) | Char. Out put to Screen/ Printer. Character Code in A. (See 4.1.2) |
| SETAT | 30 (1EH) | Set Print Position to value in <br> BC. B=Li ne No. ( $0-23$ ); $C=C o l l u m$ <br> No. (0.31) |
| ATTBYT | 31 (1FH) | Set Attribute Byte for Display File Adrs. in H. using ATTR_T, MASK T and P-FLAG. |
| R ATTS | 32 ( 20H) | Permanent Attribute I nfo. to Temporary Attribute Variables |
| CLLHS | 33 (21H) | Cl ear Lower Screen (Primary Display File) |
| CLS | 34 (22H) | Clear Entire $\quad$ Screen( Primary Display File) |
| DUMPPR | 35 (23H) | Print/Clear Print Buffer. (See 4. 1. 3) |

TABLE 3.3.4-2
TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SERM CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: |
| PRSCAN | 36 (24H) | Sena can' 3 '3z 'Dytés') coPrinter. Pixel Data Address in HL Number of Scans remai ni ng in B ( $=1-8$ ). (See 4.1.3) |
| DESLUG | 37 (25H) | Renove Number Sl ugs from Edit Li ne Buffer (Address in H.) |
| K NEW | 38 (26H) | NEW command. See Fig. 1.1-4 |
| INT | 39 (27H) | Initialize: $\quad$ DE=Naxi mum RAM Address. $\quad \mathrm{A}=0$ f or Power-On; $=\mathbf{- 1}$ ( FFH ) for NEW. (See Fig.l.l-4) |
| INCH | 40 (28H) | Input Character to A from currently Sel ected Channel. Returns NC if no input. |
| SELECT | 41 (29H) | Sel ect Channel (St rean) - \# in A (See 4.1) |
| I NSERT | 42 (2AH) | I nsert BC Bytes before byte whose address is in H. Copi es up al I from HL to (STKEND) and updates affected system variables. Returns $B C=0$, $D E=$ adrs. of l ast byte of i nserted HL=adrs. of byte before first. |
| RESET | 43 (2BH) |  |
| CLOSE | 44 (2CH) | CLOSE \# Command. Channel \# on Cal cul at or Stack. |
| CLCHAN | 45 (2DH) | Close Channel. $\quad B C=V a l$ ue from STRMG (I ndex into CHANS). |
| OPEN | 46 (2EH) | OPEN \# Command. Channel \# an4 Devi ce Spec. on Cal cul ator Stack |
| OPCHAN | 47 (2FH) | Open Channel . Devi ce Spec. on Cal cul at or Stack. DE=poi nter into STRM based on Ch. \#. |
|  |  | (See 4. 1 for nore info. on OPEN and CLOSE) |

TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SERM CE | CODE | DESCRIPTI ON |
| :---: | :---: | :---: | :---: |
| CAT | 48 | (30H) | CAT Command ( Not Appl i cabl e) |
| ERASE | 49 | (31H) | ERASE Command ( Not Appl i cabl e) |
| FORMAT | 50 | (32H) | format Command ( Not Appl i cabl e) |
| MDVE | 51 | (33H) | MDVE Command ( Not Appl i cabl e) |
| FLASHA | 52 | (34H) | $\left.\begin{array}{lrrr}\text { Fl ash } & \text { Char. in } & \text { A to } & \text { Screen. } \\ \text { (Cal Is } & \text { SENDV; } & \text { assunes } & \text { Lower }\end{array}\right)$ |
| FI N_L | 53 | (35H) | Find BASIC Program Li ne with the number in H. If Li ne found, returns $Z$ and Address of Line in H , el se returns NZ and H contains either address of line with next I arger Ii ne number or points to the Variables area if there is no larger line number. Requested Li ne No. returned in BC and Address of Preceding Line in DE ( $D E=H$ if no preceding line). |
| SUBL IN | 54 (36H) |  | Fi nds either the $\mathbf{D}$ th statenent ( $D=$ Statenent \# $E=0$ ) or 1st statenent whose keyword token matches $E \quad(D=0)$, in a line poi nted to by H. If the $D$ th statenent is found, ret urns $Z$ and H. and (CH ADD) both point to 1 byte before-statenent. (If Iine contai ns exactly D.I statements, then the next line counts as the Dth.). If match on E is found, then returns NZ, NC and both HL and (CH ADD) poi nt to keyword. D is decrenented by the number of statements looked at (e.g. $D=-2$ if two statenents). If no match on $E$ then returns $N, C$ with both HL and (CH ADD) pointing to End- of-Li ne byte ( OH ) . |

TABLE 3.3.4-2
TS 2068 FUNCTION DISPATCHER SERVICES
( cont i nued)

| SERVICE | $\frac{\text { SERVICE CODE }}{55(\mathbf{3 / H})}$ |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| RECLEN |  |  | Ret urns in BC the Ienqth of the record poi nted to by $H$. Sets DE to HLBC. The record can be a program line, or a string or numeric variable or array. |
| DELREC | 56 | (38H) | Del ete record pointed to by HL having I ength BC from Program or Variables menory. <br> Updates affected system variables. |
| PUT BC | 57 | (39H) | Converts number in BC from bi nary to ASCII and outputs to currently sel ected channel, <br> If BC less than 0 , outputs a 0 . |
| SYNTAX |  | ( 3AH) | Check syntax of command or programline in Edit Li ne Buffer ( E LINE). ERR NR=-1 if no errors, otherwisecontains Error Nunber-I. |
| EXCUTE |  | (3BH) | Execute command(s) from Edit Li ne buffer. |
| FOR |  | (3CH) | FOR command. * |
| STOP |  | (3DH) | STOP command. Does RESTART 8 with Error No. 9. |
| NEXT |  | (3EH) | NEXT command. * |
| READ |  | (3FH) | READ command. * |
| DATA |  | ( 40H) | DATA statenent. |
| RESTBC |  | (41H) | RESTORE command - Li ne No. in BC |
| RAND |  | ( 42H) | RANDomize command. Sets seed for Random Number Generat or based on Paraneter on Cal cul ator Stack. If paraneter is non-zero, val ue is loaded to SEED; if zero, val ue in FRAMES is loaded to SEED. |

TABLE 3. 3. 3-2
TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SER | Ce code | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| CON T | 67 | (43H) | CONT command. Loads val ues from OLDPPC and OSPPC to NEVPPC and NSPPC and returns. Insi de the BASIC Interpreter, this results in executing from Line No. in NEWPPC, Statement No. in NSPPC. |
| J UMP | 68 | (44H) | Jump to Li ne - Loads Li ne Number from Cal cul ator Stack to NEVPPC and sets NSPPC to 0 and returns. |
| FIXU | 69 | (45H) | Converts Fl oating Poi nt number on Cal cul ator Stack to a single byte unsi gned bi nary val ue in A (uses FP2A). Does RESTART 8 for Error $B$ if number out of range. |
| FIX U | 70 | (46H) | Converts Fl oating Poi nt number on Cal cul at or Stack to a 2-byte unsi gned bi nary val ue in BC (uses FP2BC). Error B if number out of range. |
| CLEAR | 71 | (47H) | CLEAR command. Processes paraneter on Cal cul at or Stack to val ue in BC for CLR BC. |
| CLR BC | 72 | (48H) | Value in BC is new RAMTOP. Del et es Vari abl es, cl ears screen, and Cal cul ator Stack, etc. |
| GO SUB | 73 | (49H) | GO SUB command. Inserts a 3-byte GO. SUB Block into the machi ne stad above the 2 nost recent entries. The Block consi sts of current Li ne No. ( 2 bytes) and Statement No. (1 byte) to be used when RETURN is executed. Then calls JUMP to process GO SUB parameter and returns. At return to caller, nachi ne stack consi sts of top of stack at poi nt GO SUB was called, followed by 3-byte entry (Line No. MSB/Line No. LSB/ St at enent No. ). |

TS 2068 FUNCTI ON DI SPATCFER SERM CES ( conti nued)

| SERM CE | SERM CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: |
| CHK SZ | $74 \text { (4AF) }$ | Checks if room for $\mathrm{BC}+8 \mathrm{8D}$ (50H) (RAMOP). Addition of 80 bytes is "I eft-over" from Spectrumto guarantee mi ni mum nachi ne stack where the stack was at the top of RAM Error 4 if not enough room |
| RETURN | 75 (4BH) | RETURN command. Retrieves most recent GO SUB Bl ock from Machi ne Stack (SP+4), loads data to NEVPPC and NSPPC and returns. Error 7 if MEB Li ne No. =3EH (End of Stack Marker). |
| PAUSE | 76 (4CH) | PAUSE command. Processes paraneter on Cal cul ator Stack to BC then waits BC frames or until key is depressed. <br> (Uses HALT instruction, so interruptions must be enabled.) |
| BREAK? | 77 (4DH) | Reads BREAK key. Returns NC if it is pressed and ON ERROR is not active. |
| DEF | 78 (4EH) | Define Function.* |
| K LPR | 79 (4FH) | LPRI NT - Sel ects processes itens innel statement for out put via WRCH |
| K PRI N | 80 (50H) | PRI NT - Sel ects Channel 2 and processes itens in PRINT statenent for output via URCH (same code used for K LPR). |
| PSFQ | 81 (51H) | Code used by K LPR and K PRIN to process output-data and control s in BASI C statement (address in CH ADD) . |
| I NPUT | 82 (52H) | I NPUT command. Sel ects Channel 1 and processes 1/0 for Keyboard/Lower Screen usi ng a buffer at (VORKSP) for input. |

TABLE 3.3.3-Z
TS 2068 FUNCTI ON DI SPATCFER SERM CES ( conti nued)

| SERM CE | SERM CE CODE |  | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| I_ SEQ | 83 | (53H) | Code used by INPUT to process input itens and controls in BASIC statenent (address in CH ADD). |
| NOTKB? | 84 | (54H) | Returns Zif current channel is Keyboard/ Lower Screen ( devi ce speci fication=" $K^{\prime \prime}$ ). |
| COLOR | 85 | (55H) | Adj usts system variabl es ATTR T, MASK T and P FLAG for col or code in $D(0-9)$. Enter with $C$ set to set Ink or NC set to set Paper. Error Kif Dis invalid. |
| H FLSH | 86 | (56H) | Adj usts system vari abl es (ATTR T and MASK T) for Fl ash/ Bri ght code in D (0, 1 or 8) el se Error K. Enter with C for Fl ash or NC for Bright. |
| SCRMBL | 87 | (57H) | Ret urns in H. the primary di spl ay file address for the pixel with coordi nates in $B C \quad(B=Y ; C=X)$. Returns in A the bit no (0-7) where Of efthand 0 r nost significant bit. Error B if Yis greater than 175. |
| PLOT | 88 | (58H) | PLOT command. Processes X/Y parameters on the Cal cul at or Stack to BC for plotting of pixel via PLOTBC. |
| PLOTBC | 89 | (59H) | Deal s with pi xel for coordi nates in $B C \quad(B=Y ; \quad C=X)$. Processes using P FLAG for I nverse and Over attributes. Updates Attribute File and sets COORDS=BC. |
| GET_ XY | 90 | ( 5AH) | Converts a pair of numbers from the Cal cul at or Stack to 2 single byte numbers. Top number goes to $B$ and second to $C$. $D=s i g n$ of $B$ and $E=s i$ gn of $C(H$ or -1$)$. Used by PLOT and other routines. |

TABLE 3.3.3-2
TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SERM CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: |
| Cl RCLE | 91 (5BH) | Cl RCLE Comand. Cal cul at es successi ve pl ot positions from the parameters in the BASIC statenent. * |
| DRAW | 92 (5CH) | DRAW command. Cal cul ates successive pl ot positions from the parameters in the BASIC stat enent. |
| DRAW L | 93 (5DH) | Pl ots a straight line from current position (COORDS) based on paraneters from Cal cul ator Stack ( $X, Y$ ). |
| EXPRN | 94 (5EH) | Eval uates expressi on in BASIC program line (CH ADD), putting val ue on Cal cul ator Stack. |
| F SCRN | 95 (5FH) | SCREEN\$ function. Mat ches screen line/col. position (parameters on Cal cul at or Stack) agai nst standard ASCI I character set. Ret urns $\mathrm{BC}=0$ if no find. $\mathrm{BC}=1$ and DE poi nts to Char. Code byte if natch found. |
| F ATTR | 96 (60H) | ATTR function. Returns attribute byte value controlling screen pi xel position based on parameters on Cal cul at or Stack (X,Y). |
| RND | 97 (61H) | RND function. Uses val ue in SEED to generate a pseudo- random number which is pl aced on the Cal cul at or St ack ( Fl oating Point nunber). |
| F PI | 98 (62H) | PIfunction. Pl aces val ue of PI on Cal cul ator Stack. |

TABLE 3. 3. 3-2
TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SERM CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: |
| F_INKY | 99 (63H) | INKEY\$ function. Scans keyboard and puts character code byte in ( UORKSP) if key detected. In any case, pushes Regs. AEDCB onto Cal cul at or Stack - $B C=0$ if no input; $\Rightarrow$ if char. code stored; DE=address of char. code byte. |
| FIND N | 100 (64H) | Find Variable. Searches Variables area for match agai nst identifier pointed to by CH ADD. Adj usts bit NO of FLAGS (Bit 6) for type ( 1 =numeric; $0=$ string). Also used to find formal parameters for User Defined Functions. |
| PSHSTR | 101 (65H) | Push String - Clears bit NO of FLAGS and pushes Regs. AEDCB onto Cal cul at or Stack adj usting (STKNXT) upwards. DE cont ai ns address of string; BC contains l ength. |
| PAEDCB | 102 (66H) | Same code as for PSHSTR but preserves state of bit NO of FLAGS (Bit 6). |
| LET | 103 (67H) | LET command. Processes exi sting or creates new vari abl es. |
| POPSTR | 104 (68H) | Pop String - Pops end of Cal cul ator Stack \| (STKNXT)-1 through (STKNKT)-5 to Regs. BCDEA, adj usti ing ( STKNXT) downwards. |
| DIM | 105 (69H) | DIM statenent. Creates or initializes numeric or string arrays. |
| STKUSN | 106 (6АН) | Stack Unsi gned Nunber - i nputs a floating point number onto the Cal cul ator Stack from a series of ASCII char acters addressed by (CH ADD). The first character is al ready in Reg. A (either deci mal point, bi nary token or di git). |

TABLE 3.3.3-2
TS 2068 FUNCTI ON DI SPATCFER SERM CES
( conti nued)

| SERM CE | SERM CE CODE | DESCRIPTION |
| :---: | :---: | :---: |
| STK A | 107 (6BH) | l-byte unsi gned integer in A to top of Cal cul at or St ack (bi nary to floating point). Loads 0 to $B$ and $A$ to $C$, then executes STK BC. |
| STK BC | 108 (6CH) | 2-byte unsi gned integer in BC to top of Cal cul ator Stack (bi nary to floating point). |
| IN NT | 109 (6DH) | Converts a series of ASCII digits poi nted to by (CH ADD) into an unsi gned floating point integer on the Cal cul at or Stack. Fi rst character is in A on entry. Terminates when non- digit found. |
| FP2BC | 110 (6EH) | Pops top of Cal cul ator St ack (floating point number) and puts in BC, rounded to nearest integer. Returns NZ if value is negative. Returns $C$ if number exceeded maxi mum 2-byte val ue (65535). Range: -65535 to $+65535$. |
| FP2A | 111 (6FH) | Pops top of Cal cul ator St ack (floating poi nt number) and puts in A, rounded to nearest integer. Returns NZ if value is negative. Ret urns C if number exceeded maxi mum I-byte val ue (255). Range: - 255 to +255 . |
| OUTPUT | 112 (70H) | outputs number on top of Cal cul ator Stack to currently sel ected channel via VRCH (Converts fromfloating point to ASCli.) |

Ful I expl anation of the following Cal cul at or Routines is beyond the scope of this document.

SUB 113 (71H) Subtract floating point format numbers ( H ) minus ( $D E$ ). assuned to be $(\mathrm{H})+5$.

TABLE 3.3.3-2
TS 2068 FUNCTI ON DI SPATCHER SERM CES
( conti nued)

| SERM CE | SERM | CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| ADD | 114 | (72H) | Add (H) + (DE). See SUB. |
| MLT | 115 | (73H) | I nteger multiply H. * DE. Returns C if overflow |
| TIMES | 116 | (74H) | Fl oating Point Multiply ( H ) * (DE). |
| DIVIDE <br> TRUNC | $\begin{aligned} & 117 \\ & 118 \end{aligned}$ | $\begin{aligned} & \text { (75H) } \\ & (76 \mathrm{H}) \end{aligned}$ | Fl oating Point Di vi de ( H )/( DE ). Truncates a floating poi nt number (H) towards zero to an integer. Assumes (DE) $=(\mathrm{H})+5$. |
| FLOAT | 119 | (77H) | Converts number (H) to floating poi nt format. Assunes HL points to an integer in 5-byte format. |
| INTDIV | 120 | (78H) | Repl aces top two numbers on Cal cul at or Stack ( $X$ and $Y$ ) by $X$ Mod $Y$ and the integer quotient INT (X/Y). Returns with DE and H. = Cal c. Stack Pointers. |
| INT | 121 | ( 79H) | Repl aces the top of the Cal cul ator Stack by its integer part. Returns with H. = top of Calc. Stack and DE $=$ next free space. |
| EXP | 122 | ( 7AH) | Repl aces the top of the Cal cul at or Stack, $X$, by $\operatorname{EXP}(X)$. Returns with DE and H. = Cal c. Stack Poi nters. |
| LN | 123 | (7BH) | Repl aces the top of the Cal cul ator Stack by its natrual logarithm Returns DE and HL = Cal c. Stack Poi nters. |
| ANGLE | 124 | (7CH) | Repl aces the top of the Cal cul ator Stack ( X ) by Y where Y is greater than or equal to -1 and I ess than or equal to $H$ and the SINX = SIN(PI/2*Y). |

TABLE 3.3.3-Z
TS 2068 FUNCTI ON DI SPATGER SERM CES
( conti nued)

| SERM CE | SERM CE CODE |  | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| cos | 125 | (7DH) | Replaces the top of the Cal cul at or Stack by its COSINE. |
| SIN | 126 | ( 7EH) | Repl aces the top of the Cal cul ator Stack by its SINE. |
| TAN | 127 | (7FH) | Repl aces the top of the Cal culator Stack by its TANGENT. |
| ATN | 128 | (80H) | Repl aces the top of the Cal cul ator Stack by its inverse TANGENT. |
| ASN | 129 | (81H) | Repl aces the top of the Cal cul at or Stack by its inverse SINE. |
| ACS | 130 | (82H) | Repl aces the top of the Cal cul ator Stack by its inverse COSINE. |
| ROOT | 131 | (83H) | Repl aces the top of the Cal cul ator Stack by its Square Root. |
| TO THE | 132 | (84H) | Repl aces the top tno numbers on the Cal cul at or Stack ( $X, Y$ ) by $\mathbf{x}^{* *} \mathbf{y}$. |
| RDCH | 133 | (85H) | Whit for character from currently sel ected channel (calls INCH). Returns character code in A See 4.1.1. |
| SENDCH | 134 | (86H) | Wite character whose code is in A to currently sel ected out put channel. See 4.1.2. |
| URCH | 135 | (87H) | See 3. 2. 1. 1, RESTART 16. |
| K- SCAN | 136 | (88H) | Keyboard Scan. See 4.1.1 |

TABLE 3.3.3-2
TS 2068 FUNCTI ON D SPATCFER SERV CES
( conti nued)

| SERM CE | SERM | CE CODE | DESCRI PTI ON |
| :---: | :---: | :---: | :---: |
| P LFT | 137 | (89H) | Backspace. Sets current col um position back 1 for sel ected devi ce. (System Vari able updated is S POSN, SPOSN, or P POSN for Screen, Lower Screen or Printer respectivel y.) |
| P_RT | 138 | (8AH) | Outputs a space to currently sel ected devi ce. |
| P_NL | 139 | ( 8BH) | End- of-Li ne. Sets current position to start of next line if screen, or outputs printer buffer if printer. |
| PUTMES | 140 | (8CH) | output message to currently sel ected devi ce. DE poi nts to base of message table which contai ns variable length ASCII coded messages. The first byte of the table and the last byte of each message must have the nost significant bit set. Register A contains the nessage number, numbered from 0 upwards. |
| K.CLS | 141 | (8DH) | CLS command. Executes both CLS and CLLHS. |
| SCRL | 142 | ( 8EH) | Scrolls entire screen (primary di splay file) up 1 line. |
| F. PNT | 143 | ( 8FH) | POI NT function. Processes $X, Y$ parameters from Cal cul ator St ack to BC. Ret urns unsi gned integer val ue $=\mathbf{0}$ or 1 on Cal cul at or Stack reflecting state of pixel at coordi nates $X / Y$. |
| DRAVEN | 144 | (90H) | Sane as DRAWL but enter with BC regi ster contai ni ng coordi nates, $B=Y$ and $C=X$. |
| PUT_ LN | 145 | (91H) | Output Li ne Number as 4 di gits, right aligned and space filled to currently sel ected out put channel. HL points to MSB of Z-byte Li ne Number. |

## 4. 1 I/O Channel s

The TS 2068 sof tware architecture supports up to 19 I/O Channel s or "Streans', numbered from-3 through 15. Those numbered less than 0 are "hi dden" or reserved for system use; Channel s 0 through 15 are avail able for assi gnnent vi a the OPEN \# command whi ch has the following format:

OPEN \# n, s
where $n$ is the Channel number ( 015 ) and $s$ is the Device Specification, e. g. "K" (keyboard), "S" (screen) or "P" (printer).

Channels 0 through 3 are initialized at power-on or execution of a NEW command to support the standard system devi ces and character I/O functions as shown in Figure 4.1-1. Channel s 4-15 are consi dered "Cl osed". You can re-assign the standard I/O, e.g. OPEN \# 2, "P" will direct all PRINT and LIST commands to the 2040 Printer instead of the screen. You can al so assi gn Channel s 4-15 and then di rect $1 / O$ by incl udi ng the Channel number (or a variable equat ed to the channel number) in the I/O statenent, e.g. PRI NT \# $n$. Support for other than the standard system devi ces descri bed above is not implenented in the original versi on of the TS 2068 and attempts to OPEN Channel s or "Streans" using other than the standard devi ce specifications (" K ", " $\mathrm{S}^{\prime}$ or " $\mathrm{P}^{\prime}$ ) will result in an error nessage. One possi bility for adding BASIC support for new devi ces is to intercept the I/O error on OPEN and ot her commands such as CAT and FORMAT vi a ON ERR and interpret the BASIC program line using your own machi ne code routines.


FI GRE 4. 1-1

The Channel architecture is implenented by a number of tables located in both ROM and RAM
A. STRMS STRMG is a 38 byte table ( 2 bytes for each of the 19 channel s) I ocated in the System Variables area begi nning at 23568 (5C10H). It is initialized at power-on or NEWto the follown val ues:

| LOCATI ON | VALUE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 5CO | 0100 | ( Channel | -3) |  |
| 5c12 | 0600 | ( Channel | -2) | (Copied from |
| 5c14 | 0600 | ( Channel | -1) | SMINIT in |
| 5 C 16 | 0100 | ( Channel | $0)$ | - module EDIT |
| 5 C 18 | 0100 | ( Channel | 1) | of the Home |
| 5C A | 0600 | ( Channel | 2) | ROM) |
| 5d C | 1000 | ( Channel | 3) |  |
| 5CIE | 0000 | ( Channel | 4) |  |
| - | . | - |  |  |
| 5C34 | 0000 | ( Channel | 15) |  |

This table is accessed using ((Ch. \# * 2) + 16H) as an index added to 5COOH The 2-byte val ue in the table is an index into the CHANS area of menory which contai ns the addresses of the I/O routi nes for the sel ected channel. If the 2 -byte val ue is zero, the Channel is cl osed. The STRMS table is nodified vi a the OPEN \# and CLOSE \# commands. When a Channel is OPENed, the device specification is used to obtain the 2 -byte val ue to be inserted. This val ue is taken from the table STRMNT in module EDT of the Hone ROM When Channel s 0 through 3 are CLOSEed, the val ues are restored to those used at power-on time. Al others are cl eared to zero.
B. CHANS The CHANS System Variable at 23631 (5C4FH) contains the address of a 21-byte table initialized at power-on or execution of a NEW command to support "stream" I/O to the four standard system devi ces ("K", " $S^{\prime \prime}$, "R" and "P"). Each table entry is 5 bytes Iong and is indexed by the val ue obtai ned from the STRMS table added to (CHANS)-1. Each entry has the following format:

| Out put Routi ne Address | 2 Bytes |
| :--- | :--- |
| Input Routi ne Address | 2 Bytes |
| Device Specification | 1 Byte |

This table is copi ed from CHNT in nodule EDI $T$ of the Hone ROM The last byte of the table contains an 80 H which will imediately precede the first line of the BASIC Program (PROG).

Whenever an I/O operation is perforned, the appropriate Channel is "sel ected", i.e. its number is used as an index into STRME to obtain the offset into the CHANS table. This of f set is added to
(CHANS)-1 and the resultant pointer is loaded into the System Variable CURCH for use by the next character I/O operation ( WRCH RDCH). The devi ce specification from CHANS is used to find and execute the initilization routine in SELTAB.
C. SELTAB The Sel ect Table is located in the EDI T nodule of the Hone ROM and contains offsets to device dependent initialization routines for the standard devi ces " K ", " S " and " P ".
D. SPEC $\mathbf{T}$ The Specification Table is located in the CHANS nodule of the Hone ROM and contai ns of fisets to devi ce dependent OPEN routi nes for the standard devi ces " K ", " S " and " P ". It is accessed whenever an OPEN \# is executed.
E. CL TAB The Close Table is located in the CHANS nodule of the Hone ROM and contains offsets to device dependent CLOSE routines for the standard system devi ces " K ", " S " and " P ". It is accessed whenever a CLOSE \# is executed.

The following sections describe the standard system I/O devi ces supported via Channel I/O.

### 4.1.1 Keyboard

The low level routines supporting keyboard input are executed every $1 / 60$ of a second out of the Interruption Handler (Location 56 ( 38 H )). The controlling routine is I abelled UPD K This routine calls K SCAN to determine if any key(s) are currently being depressed, controls the debounci ng and repeat al gorithns, calls K BASE to determine the Base Code, calls CHCODE to translate the Base Code based on Mbde (e.g. "K", "G" or "E" Mbde), and finally, stores the resultant keystroke code in LAST $K$ and sets the flag KEYHT. Figure 4.1.1-I illustrates the node control variable and associated flags and Figure 4.1.1-2 contains flowcharts of the keyboard support routines.

The character input routi ne associ ated with Devi ce Spec. " $K$ " is I abel ed IN K. The entry address is obt ai ned using the poi nter in CPAL when Channel 1 has been Sel ected and the Character I/O I nput routi nes RDCH I NCH are executed. The IN K routine tests the KEYH T flag to detect the presence of input from the keyboard. When the KEYHT flag=l, the contents of LAST $K$ are returned to the requestor.

FIGURE 4.1.1-1
TS 2068 MODE CONTROLS

| System Variable | Location | Description |
| :---: | :---: | :---: |
| MODE | 23617(5C41H) | $\begin{aligned} & \frac{\text { Value }}{0}=\text { "K" or "L" Mode } \\ & 1=\text { "E" Mode } \\ & 2=\text { "G" Mode } \end{aligned}$ |
| FLAGS | 23611(5C3BH) | If MODE $=0$ then: |
|  |  | $\begin{aligned} \text { Bit } 3 & =0 \text { for "K" Mode } \\ & =1 \text { for "L" Mode } \end{aligned}$ |
| FLAGS2 | 23658(5C6AH) | If in "L" Mode then: |
|  |  | $\begin{aligned} \text { Bit } 3 & =0 \text { CAPS Lock Off } \\ & =1 \text { CAPS Lock On } \end{aligned}$ |






## 4. 1. 2 Vi deo Screen

The TS 2068 system software supports I/Oin the prinary di spl ay file only. See Section 2. 1. 10 for the display file organization. The screen, which is 32 col ums X 24 lines, is partitioned into two parts, the nain or upper screen ( 22 linesl and the lower screen ( 2 lines). The lower portion of the screen is used for output of system nessages and to echo input from the keyboard of BASIC commands, BASIC programlines, or dat a. The lower screen expands as needed for multi-line input, scrolling the entire screen upwards. The variable DF SZ reflects the number of Iines in the lower screen (def ault=2).

Character output to the screen is done using the Channel I/O descri bed in Section 4 . 1 using devi ce specification " K " for the lower screen and " S " for the upper screen. Each character is defined by an $8 \times 8$ group of pi xel s. The 8 bytes needed for each of the 133 characters supported by the TS 2068 are located as shown in Figure 4.1.2-1. Note that by constructing your own pixel data and placing (base address-IOOH) into CHARS, you can define your own character set.

Associ ated with each character position is an Attribute Byte controlling the background (PAPER) col or, the foreground (INK) color, the intensity (BRIGT), and whet her the position is constant or al ternates bet ueen true and inverse vi deo ( FLASH). Two other "attri butes", OVER and I NERSE, are i mpl enented by sof tware at the time the character(s) are placed into the di splay file.

FI GRE 4. 1. 2-1
TS 2068 STANDARD CHARACTER TABLES

| Character Set | No. of Chars. | Char. Codes | Location |
| :---: | :---: | :---: | :---: |
| St andard | 96 | $\begin{gathered} 32-127 \\ (20-7 \mathrm{FH}) \end{gathered}$ | Hone ROM ( 3D00-3FFFH) ( Addr ess- 100H in CHARS) |
| Std. Graphi cs | 16 | $\begin{aligned} & \text { 128-143 } \\ & (80-8 \mathrm{FH}) \end{aligned}$ | Dynami cal I y Generated by Sof tuare |
| User Defined Graphi cs | 21 | $\begin{aligned} & 144-164 \\ & (90-A H H) \end{aligned}$ | Hone RAM ( Address in UDG) |

The screen output routine, SENDTV, is in Mbdule IO 1 of the Hone ROM This routine is used for output to-both the screen (upper and lower) and the dot matrix printer. The following sequence illustrates the naj or operations i nvol ved in executing a PRI NT "A" statement:

1. Channel 2 is Sel ected (nor mal assi gnment assuned)

I oads CURCH with pointer into CHANS area for Channel 2 (first 2 bytes are address of Output Routine - SENDTV).
clears printer and lower screen flags
sets ATTR T to val ues based on ATTR P) icurrent "permanent'" attribute val ues are transferred to the system variable used by the screen output routine). If the PRINT statenent contai ned temporary attribute controls, they nould override the settings established via Select.
2. The character code for "A" (65/41H) is pl aced in Register A and a RESTART 16 (10H) is executed (VRCH). This jumps to SENDCH in nodule EDI T of the Home ROM which oasses control to the SENDTV routi ne based on (CURCL).
3. The registers are loaded from the System Vari abl es with the current Row Col um position ( S POSN) and Display File address (DF_CC) for the mai n screen.
4. The character code is determined to be from the standard character set so the regi sters are I oaded with the address from CHARS and the offset to the pixel pattern for "A" is cal cul ated usi ng the character code X 8 (shift left 3 places).
5. The first pi xel row (8X1) from the character table is copied to the display file. The character table address is incremented by 1 and the di spl ay file address is incremented by 256 ( 1 OOH). The next pi xel row (8X1) is copi ed to the display file. This process is repeated until the 8 pi xel rous have been copi ed. Masking of the data going into the display file is done based on the flags from P FLAG thus controlling the OVER and INERSE attributes.
6.

The attribute. byte controling the character position just written is updated based on the val ue in ATTR_T and ot her flags.
7. The variables S POSN and DF CC are updated to reflect the nexfscreen position and return is made from the URCH operation.

In the above sequence, if the print position for the "A" had started a new line following the 22 lines of the main screen, the SCROLL? prompt nould have been outputted to the I ower screen and, assuming a positive response, the upper screen would be scrolled up 1 line, a blank line inserted at the bottom of the upper screen, and the "A" printed at the start of the new line.

Graphi cs I/O using pi xel coordi nates is supported in the primary di splay file by the PLOT, DRAW and CI RCLE commands. The Hone ROM nodule GRAPHS cont ai ns the maj or routines which implenent these commands. They are Iimited to the 22 Iines of the upper screen ( 256 X 176 pi xel s).

Fi gure 4. 1. 2- 2 shows the internal representation used to desi gnate row (line) and col um positions. See Section 2.1.10 for details on the organization of the Di spl ay Pi xel and Attribute Files. See Section 5.2 for details on sof tuare support necessary for the advanced video nodes.

FI GRE 4. 1. 2-2
DI SPLAY FI LE ROW COLUMN NOTATI ON

| BASI C Paraneters | I nternal | Representation |
| :---: | :---: | :---: |
| Li ne/ Row 0 <br> 1 $\cdots \frac{21}{22}-\ldots-$ |  |  |
| Col um 0 <br> 1 <br> 31 |  | $\begin{array}{cc} 33 & (21 H) \\ 32 & (20 H) \\ 1 & \\ 2 & \end{array}$ |

## 4. 1. 32040 Dot Matrix Printer

Character output to the 2040 Printer is handl ed by the same routine used for the screen, SENDTV. When the Printer Flag=, set by initialization for device "P", the pi xel data is written into the Print Buffer instead of into the Display File. There is no Attribute Byte. The "attributes" OVER and INERSE whi ch are software controlled can be active. Si nce the Print Buffer is al ways precl eared to zeros, OVER has no effect. I NERSE works exactly as it does for the screen, i.e. INK pi xel s are zero and PAPER pi xel s are 1.

The Print Buffer is located at 23296 ( 5 BOOH ) and is 256 (IOCH) bytes I ong, the data needed to print one line of 32 characters, each character comprised of 8 bytes ( $8 \times 8$ pi xel $\mathrm{s} / \mathrm{character)}$. the flag PRLEFT set to zero at power-on tine (or execution of a NEW command). The PRLEFT flag is set to 1 whenever pixel data is written to the buffer. This flag is used when exit is nade froma programto print any unprinted data prior to programtermination. As the pi xel data for a particul ar character is entered into the buffer, the buffer address is increnented by 32 (20H); the sequential data in the buffer theref ore represents 8 compl ete scan Ii nes of 32 characters. When the Print Buffer is full, or upon processing an End- of-Line (ODH), or at programtermination, the contents of the buffer are witten to the Printer, the buffer is cleared and the PRLEFT Flag is set to zero.

Printer I/O is done via Port OFBH, but the Printer responds to any I/O Read/ Wite with Address Bit 7=1 and Address Bit 2=0. Therefore, any Port provi ding this conbi nat ion, e.g. Ports OFA through OF8 and Ports OF3 through OFO as well as others, will interface to the Printer. See Section 2.1.13.3 for the bit definitions for Printer $1 / 0$ The pi xel data is written to the device by the routine PRSCAN in nodule IO 2 of the Hone ROM whi ch outputs 1 scan line ( 32 bytes), one bit at a time on each call to the routine.

There are tho controling routines for output to the printer. DUMPPR is called from SENDTV based on buffer full or End- of-Line control. This routine will call PRSCAN 8 times to output the 256 bytes of the Print Buffer ( 8 scan Iines). The other routine is K DUNP which i mpl enents the COPY command. This routi ne calls PRSCAN 176 times to write the contents of the primary display file for the nain screen to the printer ( $8 \times 22$ ). Al of the lowlevel print routines are in nodule IO2 of the Hone ROM

## 4. 2 Cassette Tape

Tape I/Ois done via Port OFEH An I/O read of Port OFEH pulls in the cassette input on Bit 6. An I/O write of Port OFEH Bit 3 controls the tape out put with Bit $3=1$ genrating a high out put and Bit $3=0$ generating a low output.

Data is written to the tape under softuare control creating the following frequencies and format:

Sync Pattern of 4032 cycles at 806.5 Hz . ( 5 sec.$)$
Header: 17 bytes of data identifying the following data bl ock as either Program Number Array, Character Array, or Bi nary Code and cont ai ni ng other control infornation.

The header is written as Data, i.e. the Most Si gnificant Bit first in each byte, 1 cycle at 2040 Hz . for a Zero and 1 cycle at 1020 Hz . for a One. The first byte is zero identifying the header. The final byte is a Checksum cal culated by XOR of all preceding data bytes.

Softuare del ay of approxi nately 835 milliseconds.
Sync Pattern of 1612 cycl es at 806.5 Hz . ( 2 secs.)
Transition Pattern of $1 \mathbf{c y c l e}$ at 2400 Hz .
Data Block: Witten as Data (see above) with first byte $=-1$ ( FFH ) and a final Checksumbyte.

Fi gure 4.2-I shows the header formats for the various types of data.

The routi nes used to actually write and read the tape (W TAPE and R TAPE) are in the TAPE Mbdule of the Extensi on ROM (see map in Appendi $x$ A). They are accessi ble via the Extensi on ROM Interface Routine Iisted in Fi gure 3.2.2-2. The general flow required to write a header and data block is:

1. Cal I WTAPE with $A=0$ IX contai ns the address of the header and DE contai ns the length.

2
Del ay loop approxi matel y 1 second.
3. Call W TAPE with A=FFH IX contains the address of the data bl ock and DE contai ns the l ength.

The R TAPE routine perforns either a LOAD (transfers data from tape to menory) or VERIFY (compare data from tape agai nst data in nenory) operation, based on the stat us at entry: Carry Set for Load and No Carry if Verify. As for the Wite, A=Block Type (0 for Header and -1 (FFH) for Data Block). IX contains the menory address.

The tape routines return Carry=1 for successful compl etion and No Carry for error or Break Key detected, Roth WTAPE and R TAPE exit via the routine WBORD which restores the Border col or based on bits 3-5 of the system variable BORDCR. If the Break Key is detected during this exit routine, a RESTART 8 (ERROR) is executed.

NOTE: The write to Port OFEH in the exit routine restoring the Border Col or has hit $3=0$. This creates a final transition on the tape followina arite ooeration. Thi s transition is necessary in order to successfully read back the final data bit from sone tape recording devices. If you are calling the WTAPE routine so as to bypass the nornal exit path, you must performthis final wite to Port OFEH with Bit $3=0$ within a similar ti nef rame.

```
Addendum to R TAPE routine: Register DE must contain the
length of the-block to be read ( }DE=17\mathrm{ for the Header,
and DE=HDLEN for Data). See Fig. 4.2-1 for a definition
of HDLEN.
```

FI GURE '4.2-I
TAPE HEADER FORMATS

| HDTYPE( 1) | HDNAME( 10) | HDLEN <br> ( LSB/ MSB) | HDADD <br> ( LSB/ MSB) | HDVARS <br> ( LSB/ MSB) |
| :---: | :--- | :---: | :---: | :---: |


| PROGRAM | 0 | up to 10 ASCl I Chars. | Length of Program + Vari abl es (E LINE (PRKOG) | Starting Li ne No. or 8000 H E. G. : 0500=Li ne 5 or 0080 H if no Li ne Nb . | th of Pro= Offset Vari abl es) ) <br> ( PROG) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NO. ARRAY | 1 | \|| | Length <br> Field from Data Structure | $\begin{aligned} & \text { LSB=00 } \\ & \text { MSB=Array ID } \\ & 7 \ldots . . . . . . . \\ & \hline 100 \text { (ASCII - } \\ & \quad 60 H)^{\circ} \end{aligned}$ | $\mathrm{N} A(1)$ |
| CHAR. ARRAY | 2 | " | Length <br> Field from Data Structure |  | $N \mathrm{~A}=0$ ) |
| CODE ( $\mathrm{Bl}^{\text {NARY) }}$ | 3 | " | Length Speci fied in SAVE | Address Speci fied in SAVE | N A ( $=0$ ) |

## 4. 3 Joysticks

The two joysticks are controlled via Regi ster 14 (I/O Port A) of the Programable Sound Generator Chip (see Sections 2.1.6 and 2.1.7). Address and data are passed vi a Ports OF5H and OF6H respectively. The joysticks are read by first addressing Register 14 in the PSG by writing a 14 (OEH) to Port OF5H The data is then read by executing an IN from Port $\mathrm{OFOH}_{\mathrm{H}}$ having the port address in 280 Regi ster $C$ and the joystick (pl ayer) number in Regi ster B (nunber = 1 or 2). Note that PSG Register 7, Bit 5 is assumed to be zero, enabling I/O Port A for input. If you ever use I/O Port A for output (R7, B6=1), you will want to clear Bit 6 prior to any input operation,

Sampl e routi ne:

| GETJOY | LD | A, OEH | Load $A=14$ |
| :--- | :--- | :--- | :--- |
|  | OUT | A, (OF5H) | Address the j oystick port |
| LD | B, pl ayerno | Data Port address to $C$ |  |
| LD | C, OF6H | Joystick data to A |  |
| IN | A,(C) | Compl ement to High Acti ve |  |
| CPL |  | Get si gni ficant bi ts |  |

The dat a read is LOW ACTIVE, i.e. all bits $=1$ (byte=FFH) when the stick is at center and the button is not depressed. Figure 4. 3-I shows the interpretation of the data byte.

FI GRE 4. 3-I
J OYSTI CK DATA
Bit

4.4 S/ W Gener at ed Sound (BEEP)

The BEEP command produces sound using the speaker by toggling Bit 4 of I/O Port OFEH to generate a si gnal of a cal cul ated frequency and duration based on the command paraneters. It uses the routine PARP which takes as input two paraneters, one defining the period of the signal (H) and the other defining the number of cycles to be generated (DE) and outputs $D E+1$ cycles of a tone havi ng the period $8 \mathrm{~N}+236$ to $8 \mathrm{~N}+246 \mathrm{~T}$ - States where $(\mathrm{H})=\mathrm{N}$ Both the BEEP and PARP routines are in the K SCAN nodule of the Hone ROY. The PARP routine is al so used to generate the keyboard "click" and the "raspberry" which can be varied by modifying the val ues in the system variables PIP (23609/5C39H) and RASP (23608 5C38H).

## 4. 5 Sound Chi $p$ (SOND)

The SOUND command writes the first parameter (regi ster number) to Port OF5H (address to Programable Sound Generator) and the second parameter (load data) to Port OF6H (data to PSG). The program line is scanned for multiple paraneter pairs and continues writing address/data pairs to the PSG until the end of the statement is reached. See Section 2.1.6 for details on the hardware of the PSG.

## 5. 1 Cartri dge Sof tware/ Har dware

## 5. 1. 1 LROS

An LROS is identified by the following overhead bytes:

| Location | Description |
| :--- | :--- |
| $\mathbf{0 0 0 0}$ | Not Used |
| 0001 | Cartridge Type <br> $\mathbf{a}=$ LROS |

0002/ 0003

0004
Menory Chunk Specification.
Bits 0.7 represent Chunks 0.7 respectively in the Dock Bank in Iow active format:

0 if in use
1 if not in use
NOTE: When writing to the Horizontal Sel ect Regi ster (Port F4H), the Chunk Specification is High Active

The Menory Chunk Specification is used to enable the specified chunks in the Dock Bank prior to jumping to the address specified in Location 2 and 3. Control is transferred from the Initialization code in the Extensi on ROM vi a the GOTO BANK routi ne in Hone Bank RAM Chunk 3, ther ef ore Bit 3 of the Menory Chunk Specification must be set to 1 in order for the transfer to be accompl ished as desi gned (Chunk 3 al so contai ns the Machi ne Stack).

CAUTI ON: If Chunk 3 is marked for' use in the Dock Bank, then when the Menory Chunk Spec. is written to Port F4H by the Sank Enable code, execution will continue fromthat point in Chunk 3 in the Dock Bank with the Stack Poi nter addressing ROM

An LROS is $Z 80$ machi ne code and is in complete control of the TS 2068 hardware after transfer to the starting address has been made. It can di rectly implenent an aplication, or it
can support multiple applications by implenenting a language ot her than BASIC. An AROS dependent on such an LROS nould have to be part of the same cartridge since there is only one cartridge connector.

Interruption Mode 1 has been set hy the TS 2068 and interruptions are enahl ed prior to passing control to the LROS starting address, theref ore the LROS must contain appropriate code at location 56 (38H) to cover the case where the interruption occurs after Chunk 0 in the Dock Bank has been enabl ed, hut before any action by the software cartridge to di sable the interruption has been taken. Once control is transferred, the LROS may then di sable the standard TS 2068 interruption by setting hit 6 of Port $F F H$ nask the interruption by executing a $D$ instruction, or set a different Interruption Mode. It may change the location of the Machi ne Stack. It nay al so change the nemory sel ection hy writing to Port 0 F4H with each bit set to 1 for the correspondi ng chunk to he enabl ed in the Dock Bank (hi gh active format) or 0 to he enabled in the Hone Bank. Thus, an LROS nay contain code in Chunk 3, hut it should be enabled after the OS RAM code has fini shed execution.

Now that your LROS is in the driver's seat, you are on your own! Sone i mport ant points to remenber when, , mapping your Dock Bank menory and doing bank switchi ng are:

1. The Di spl ay RAM is in Home Bank Chunk. 2 for the primary display file and Chunk 3 for the second display file.
This menory is accessed independently by the video hardware. The software onl y needs to enable it when actually reading or writing it.
2. The Dock Bank and Extensi on ROM Bank are mutually excl usi ve since they share the Horizontal Sel ect Register in Port F4H You will need a routine in the Hone Bank RAM to do any switchi ng bet ween the tuo. You must al so be caref ul to have the appropriate Home Bank Chunks enabl ed which are referenced by the Extension ROM code, e. g. the System Variabl es in Chunk 2 or possi bly the bank switchi ng code in Chunk 3.
3. Sone interesting switching routi nes can be constructed by havi ng parallel code in shadowing chunks of menory to take advantage of the "instant" switch in execution from one hank to another when the nenory sel ection is made. E. g., a routine in the Dock Bank ROMin Chunk 6 could push a Hone Bank address on the stack, write to Port F4Henabl inq Chunk 6 and any ot her desi red chunks in the Hone Bank (by desel ecting themin the Dock), and have code at the next sequential instruction address in Hone Bank RAM Chunk 6 to continue the path. A Return
instruction, for example, would pass control to the address on the stack. Code to switch nenory back to the Dock Bank could be mapped in a si milar may.
4. If you plan to use any of the System sof tware routines, unl ess you know otherwise it is probably necessary to nai nt ai $n$ the contents of Hone Bank Chunks 2 and 3 i nt act (and Chunk 7 if the OS RAM routi nes have been rel ocated). The system routi nes rely heavily on the System Variables and assune that any poi nters in them are pointing to the Hone Bank. See Section 3.3.4. 1 for details on using the RAM Interruption Handl er and Section 6.0 for known corrections when usi ng System S/ W
5. If you desi gn an LROS implenenting a hi gher-l evel I anguage and want to support an AROS appl ication, you must design your own initial ization code to detect the presence of such an AROS. The TS 2068 will not look for the presence of an AROS if an LROS is present, theref ore there will be no entry for the AROS in the System Configur ation Table. Note that si nce there is onl y one cartridge connector, such an AROS nould al so have to be integrated with the supporting LROS in a si ngle cartridge or cartridge board.

## 5. 1. 2 AROS

An AROS is identified by the following overhead bytes:
Location

## Description

32768
(8000H)

32769
(8001H)
32770/ 32771
( 8002/ 8003H)

32772
(8004H)

32773
(8005H)

32774/ 32775
( 8006/ 8007H)

Language Type
1 = BASIC [and machi ne code]
2 = Machi ne code onl y (Any other val ue will result in Error S, Mssing LROS)

Cartridge Type
2 = AROS
Starting Address( LSB/ MEB)
BASI C AROS = Addrs. of Fi rst Program Li ne

Machi ne Code AROS = Addrs. of First Z80 Instruction
Menory Chunk Specification
Bits 0.7 represent Chunks 0.7 respectively in the Dock Bank in low active format as follows:

0 if in use
1 if not in use
NOTE: Bits 0.3 must he set to 1 for proper execution.

Aut ostart Specification
0 = No Autostart
1 = Autostart
Number of bytes of RAM to be Reserved for Machi ne Code Variables (LSB/MSB - O OOHH byte Reserved; 0002H-512 bytes Reserved.

### 5.1.2.1 BASI C AROS

A BASIC AROS is supported by special code in the System ROM ( Section 3.2.1.2). The portion of the cartridge containing BASIC programlines is restricted to the upper hal $f$ of the menory space begi nni ng at I ocation 32776 ( 8008H) in the Dock Bank. Support for User-Defi ned Functions, whi ch requi res searching for
the definition paraneters within the program is not i mpl enented. Al so, because the support code interfaces di rectly to the bank swi tchi ng code in. Hone RAM Chunk 3 ( does not allow for it to be rel ocated to Chunk 7), a BASIC AROS cannot utilize the advanced vi deo nodes and al so execute BASIC program statenents. If the cartridge contai ned machi ne code supporting advanced vi deo nodes, the TS 2068 would have to be returned to "Nornal " vi deo node with the RAM mapped accordingly (see Figure 1.1-3) if control were to be returned to the BASIC Interpreter USR code.

Since execution of the cartridge BASIC programis done by copying programlines to a buffer in the Home Bank RAM (ARSBUF), the nost effici ent cartridge execution is obtai ned by naki ng programlines as large as possible, 1.e. making use of the multi-statenent feat ure of the TS 2068. The reverse is true concerning execution of READ commands. An entire DATA statenent is copi ed to the Hone Rank RAM but only the current item is accessed. It therefore will be nore efficient to not make DATA statenents excessi vel y long. The BASIC programlines appear in the cartridge in exactly the same fornat used in the RAM i.e. Li ne Number (2 bytes), Length ( 2 bytes), Command Token, etc. terminated by an Enter ( OH H ). Nunerical constants appearing in a proqramline are followed by the CHR\$ ( $O E H$ ) byte and 5-byte floating point fornat described in the User Manual (see Appendix C of the TS 2068 User Manual). The Variables area is built in the RAM (address in VARS) exactly as though the program were in the RAM Al variables, including arrays, are built at the time of program execution - there is no provision for copying or accessing ore- defi ned: variabl es from the cartridge, however, see Section 5.3.2. The I ast programline must be folloned by a terminator byte having the Mbst Significant Bit set (e.g. 80H), otherwi se the Interpreter cannot detect the end of the program

A BASIC AROS may contain machi ne code accessed vi a the USR function. If the machine code address is within the menory desi gnated by the AROS Menory Sel ect Specification as 'in use', the Dock Bank will be enabl ed, ot herwi se the machi ne code address is assumed to be in the Hone Bank. (See Section 6.0 for details on known problens in this area of the code.) Obvi ously, once control is transferred to the nachi ne code in the AROS, the ball is now in your court. You could have additional machi ne code residing in the I ower hal f of the Dock Bank nenory space whi ch you can now switch in. You only have to know what you're about. If and when you are ready to go back to
executing your BASIC program you must enable Chunks O. 3 in the Hone Bank and have the stack and other Hone Bank RAM in the proper state for return to the USR function code in the BASIC Interpreter, i.e. what it was when the USR function passed control to you.

The Autostart feature begins execution out of the BASIC AROS i medi atel $y$ after systeminitialization. If the Autostart paraneter is zero, control will go to the BASIC Interpreter as if there were no cartridge installed, al though internal flags have been set noting that a BASIC AROS is present. The cartridge will be started when you execute a RUN or GOTO Li ne Number command.

The final paraneter in the overhead bytes allows you to reserve RAM begi nning in Chunk 3 at Location 26688 (6840H) for machine code and/ or machine code variables. The desi gnated number of bytes are reserved by the AROS support code prior to begi nni ng program execution. The AROS buffer (ARSBUF) begi ns i mmedi ately following this reserved area (see Fig. 1.1-3). Note that this area is part of the RAMthat gets rel ocated if the second di splay file is opened. Theref ore access to your nachi ne code and/ or variables should he conditional on the video node rather than di rect if you are going to be using the advanced vi deo nodes,. Thi s reserved area begi ns at 31488 ( 7 BOOH ) when the second display file is open. Renenber -- use of the second di spl ay file and execution of BASIC programfromthe cartridge are mutually excl usi ve.

The standard techni que of reserving space for nachi ne code by nodifying RANTOP could al so be used to pl ace nachi ne code/ variables at the top of the Hone Bank RAM If you pl ace code above (RAMOP) which is to be accessed via the BASIC USR function, the affected nenory chunk(s) cannot be marked as "in use" in the cartridge in the AROS Menory Sel ection Specification.

## 5. 1. 2. 2 Machi ne Code AROS

A nachi ne code AROS is similar to an LROS with the exception that it is dependent on the System ROM for interruption handling if the interruption is enabl ed. This implies that Chunks 0.3 are enabled in the Hone Sank.

The Autostart paraneter should be set to 1 since if it is zero, control will be passed to the BASIC Interpreter as if the cartridge were not present. There is no BASIC command to di rectly start execution of a Machi ne Code AROS.

Because of a "bug" in the Initialization code handling a Machi ne Code AROS, the paraneter specifying the number of bytes to be reserved for nachi ne code vari abl es must be adj usted by addi ng 21 (15H) to the actual number of bytes needed. Thi s preserves the 21 byte CHANS area starting at 26688 (6840H). The reserved area then starts at 26709 (6855H) (or 31488 (7B15H) when the second displ ay file is open). Access to the variables should be conditional based on the vi deo mode rather than di rect if you pl an to use the advanced video nodes. If you do not pl an to utilize any of the system sof tuare, you can di sregard the above and "do your own thing" with the RAM

See Section 6.0 for known corrections when usi ng System S/ W

## 5. 1. 3 EPROM Cartridge Board Appl ication

Figure 5.1-I provides the logic di agram for a pl uggable EPROM cartridge board capable of configuring up to four 16K-byte (128K-bit) EPROM s of the 27128 type. The artuork for the PC board implementing that I ogic di agramis provi ded in Figures 5. 1-2, 5. 1-3 and 5. 1-4 for the Component Si de art, the Sol der Side art, and the Sol der Mask (one common mask for both si des), respecti vel $y$.

See Section 2.4.2 for nechani cal details of the connector portion of the PCB.

FIGURE 5.1-1

## PLUGGABLE EPROM CARTRIDGE BOARD

LOGIC DIAGRAM



COMPONENT SIDE


FIGURE 5.1-3
EPROM CARTRIDGE BOARD
SOLDER SIDE ARTWORK


SOLDER SIDE SK2000-8 1

FIGURE 5.1-4
EPROM CARTRIDGE BOARD
SOLDER MASK


The following sections describe the various vi deo nodes available on the TS 2068 and the naj or software supoort functions necessary. See Sections 3.2.2.3 and 3.2.2.4 for details on using the Vi deo Mbde Change Service. Appendix C contains descriptions and code listings for a number of software packages devel oped by Ti nex that support various screen modes and applications. Reference to these packages should aid in gai ning an understanding of the software techni ques needed to support the vi deo node hardware.

The TS 2068 vi deo node hardware norks out of two areas of RAM the primary display file at 4000 H and the second di spl ay file at 6000 H Each area consists of 5912 (1BOOH) bytes used for pixel and/ or attribute data based on the node sel ected via bits 0.5 of Port FFH The pixel data area di vides into three blocks, each supporting 8 contiguous lines on the screen. See Section 2. 1. 10 for details on organization of the di spl ay RAM Because the two di spl ay files occupy the sane rel ative positions within their respective 8 K Chunks, by setting/clearing Address Bit 13 a software routine can address the corresponding location in each file:

Address B it 15141312111009080706050403020100


DFI

Address Bit 15141312121009080706050403020100


6000 • 7AFFH ( Bit $13=1)$
In order to di spl ay a character on the screen, 8 bytes of pi xel data must be entered into the di splay file, one for each scan row For a particular character position, the scan rows are 100 H bytes apart. E.g, the 8 bytes of pi xel data for position Line $\mathbf{O}$ Col um 0 are located at 4000 H 4100 H 4200H,......,4700H Since this is the first character position on the screen, its Attribute byte, in Nbrnal Mbde, is the first byte in the Attribute File which starts at 5800 H The 768 (300H) Attribute Bytes are in sequential order starting at position O/O through O/31,1/0 through I/31, and so forth, endi ng with $23 / 0$ through $23 / 31$.

One method of determining the starting di spl ay file address for a particular line/ col um position is to build a table containing the starting address of each of the 24 lines (2 bytes per entry). Then construct an al gorithmthat takes the

I ine number and forns an index by mal tipl ying it by 2 (shift left 1), add the index to the base address of the table, and read out the di spl ay file address. The col um position is then si mply an offet added to this address. By testing VI DMDD ( 23746 - 5CC2H) you can determine whether to set Bit 13 for the second display file, e.g. because you are in an odd col um in 64-col um node, or si mpl y because you are using the second display file in dual screen node.

The following exampl e illustrates this method. The table entries are in Hex:

| LINE \# |  | TABLE | 4000H = |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 NDEX | LSB/ MSB |  |  |  |
| 0 | 0 | 0040 |  | Line 0 (Top of | Screen) |
| 1 | 2 | 2043 |  | Line 1 |  |
| 2 | 4 | 4040 |  | Li ne 2 |  |
| . |  | $\begin{aligned} & (+20 \mathrm{H}) \\ & (+2 \mathrm{H}) \end{aligned}$ |  |  |  |
| 7 | 14( OEH) | EO 40 | 4800H = | Line 7 (End of | Upper Bl ock) <br> M ddle Block) |
| 8 | 16( 10H) | 0048 |  | Line 8 (Top of |  |
| 9 | 18( 12H) | 2048 |  | Line 9 |  |
| . |  | $\begin{aligned} & (+20 \mathrm{H}) \\ & (+20 \mathrm{H} \end{aligned}$ |  |  |  |
| 15 | 30( 1EH) | EO 48 | 5000H = | Li ne 15 (End of Li ne 16(Top of Li ne 17 | Mddle Block) <br> Bottom Block) |
| 16 | 32 (20H) | 0050 |  |  |  |
| 17 | 34( 22H) | 2050 |  |  |  |
|  |  | $\begin{aligned} & (+20 \mathrm{H}) \\ & (+20 \mathrm{H}) \end{aligned}$ |  |  |  |
| 23 | 46( 2EH) | . EO 50 |  | Li ne 23 (End of | Bottom Bl ock) |

Li ne 17, Col umn 23 (IIH17H) nould yi eld a display file address of $5020 \mathrm{H}+17 \mathrm{H}=5037 \mathrm{H}$ If VIDDD indi cated the second displ ay file was to be used, setting Bit 13 of the address noul d yi el d 7037H If we nere usi ng 64-col umm node, because the col um is odd (Bit Ó) ue nould set Bit 13 of the starting line address getting 7020 H , then divide the col um address by 2 (shift right 1) si nce there are only 32 col ums in each display file. This nould give us an offset of 11 (OBH) which added to the starting address results in a display file address of 702BH Having the display file address, we now insert the 8 bytes of pi xel data for the character desi red, incrementing the di splay file address by 100 H between each write (this is easily done by simply increnenting the upper register of the register pair containing the address). The following routine is a si mplified version illustrating this process. It assunes that Reg. Pair DE contains the address of the desired character in the character table and that H. contains the address of the desired position in the display file.

|  | 10 | B,8 |
| :---: | :---: | :---: |
| LOOP | LD | - |
|  | LD | ( HL) , A |
|  | INC | DE |
|  | INC | H |
|  | D] N | LOOP |

Set Scan Count
Get pixel pattern Wite to Display File Next pi xel Pattern byte Next DF Position ( +100 H )
Continue for 8 Scan Rows

Finally, we must update the Attribute Byte controlling the updated character position. The following sample al gorithm will formal ate the Attribute File address gi ven the address of any of the scan rous of the character position. We will assume we have saved of $f$ the starting display file address and now have it in Regi ster Pair H .


Using our first example, with a Display File address of 5037H, the Attribute File address nould be 5 A 37 H The second exampl e was using 64-Col unm Mbde whi ch does not require attribute file update (attributes determined by video node setting).

See Section 5. 2.2 for a sample al gorithmto formal ate the display file address for $X$, $Y$ pi xel coordi nates. The above routine for cal cul ating Attribute File address nould be substituted for the method used in the example if not working in High Resol ution Graphics node.

In addition to data insertion, two maj or screen support functions are scrolling and clearing the screen. Scrolling is done in the System ROM by copying the entire display file data and attribute controls up one line position (Line 1 to Line 0 , Line 2 to Line 1, etc.) andinserting a blank line at the bottom Numerous nore el aborate scrolling techni ques can be implenent usi ng vari ous di rections (up, down, I eft,
right) and smaller areas or "wi ndows" of the screen. Si milarly, clearing the screen, which consists of writing zeros to the data file and updating the attribute bytes to a unif orm val ue, can be implemented on snaller sections of the screen. The sof tware packages in Appendix C contain exampl es of such i mplementations.

### 5.2.1 Dual Screen Mbde

In this node the second display file is used to provide a second i ndependent screen having the same data and attribute organization as the orimary display file. By writing to Port FFH with Bits $0.5=1$ (Bit 0 set), the second display file is activated at the video screen. Appendix Contains a softuare package supporting Dual Screen Mbde., The softuare package uses the system variable V DMDD to determine whi ch display file is the target of the current operation. Special val ues for VIMDD have been defined to permit building of one di spl ay file while the other is active at the screen so that a compl ete screen inage is ready when the hardware node is changed. Copy and Exchange routi nes have been provi ded to nove data within and bet ween the tuo di spl ay files. This enabl es the BASI C graphi cs commands like PLOT, Cl RCLE and DRAW which work only in the primary display file, to be used to create screens which are then noved into the second display file.

Because the System ROM works onl y in the primary display file, you can cone up with sone unusual situations when you have the second display file active at the screen and you are executing BASIC or using the System ROM routines. If a n error occurs, for example, the error message will be placed into the primary display file and the ROM will be waiting for input from the keyboard to di rect the next action, but al I of this is invisibe since you have the other display file active. The machi ne will appear to be "hung", but it is only doing its nornal thing. Be prepared to enter a OU 255, 0 to an invisible command line in order to switch the di splay back to the standard file!!! Don't forget to al so set VIMDD ( POKE 23746, 128) to keep things consi stent inside the dual screen support code.

## 5. 2. 2 High Resol ution Graphics Hode

This node is set by writing to Port OFFH with Bits $0.5=2$ ( Bit 1 set). In this mode, al so called Extended Col or Mode, the second di spl ay file is used to expand the number of Attribute bytes from one for each $8 \times 8$ pi xel group to one for each $8 \times$ 1 pi xel group thus giving $32 \times 192$ positions within each of which two col ors pl us Bright and Fl ash can be defined. Each byte of pi xel data entered into the prinary di splay file has
its own Attribute byte in the corresponding location in the second display file, e.g. the byte written to Location 4000 H has its Attribute byte at Location 6000 H the byte at 47FFH (I ast byte of last scan row in Line 7) has its Attribute byte at Location 67FFH, the byte at 57FFH (last byte of Iast scan row in Line 23) has its Attribute byte at Location 77FFH The routine writing data to the screen nould theref ore enter the pi xel data to the desired location and then set Address Bit 13 of the Prinary Display File address and write the desi red attribute control byte to the resultant location. If normal characters are being written to the screen in this node, ei ght Attribute bytes must al so be written, one for each of the bytes defining the character. The same technique noul d be used for writing to both display files, i.e. for each of the seven bytes entered after the first, the di splay file address would be increnented by 256 (IOH).

The System ROM graphi cs commands (PLOT, DRAW and CI RCLE) pl ace data into the Primary Display File and update the Attribute File associated with the standard video node ( 5800 H 5AFFH). In High Resol ution Graphics Mbde, the hardware does not access this area for attribute control, therefore its contents have no visible effect. If before or i mediately following execution of the BASIC graphics operation, you update the attribute control information in the second display file, you could possibly take advantage of the System ROM graphi cs capability. Admittedly, this is not a si mple operation in the case of circles or drawing di agonal Iines and it will be nore efficient to devel op code specifically to support this video node.

The following sample routine takes as input two single byte bi nary di gits representing the $X$ and $Y$ coordinates of a pi xel position on the screen. It forml ates the display file address of the byte containing the pi xel, creates a pattern or mask byte for the specified bit position, sets the bit in the displ ay file, and updates the attribute byte (High Resol ution Graphics Mode assuned). This represents a si mplified version of the approach used in the System ROM graphics support routi nes PLOTBC and SCRMBL.

The two inputs are assumed to be as follows:
Reg. $C=X$ Coor di nate 0255 ( 0 - FFH ) going left to right across the screen.

Reg. $B=\quad Y$ Coordi nate 0.191 ( $0-\mathrm{BFH}$ ) going from bottom to top of the screen.

NOTE: This covers the full vertical range of 192 positions.

The $Y$ Coordi nate is checked for valid range and reversed di rectionally so that 0 represents the top of the screen and 191 represents the bottom After this reversal, the tno coordi nates represent the following val ues:


We first formul ate the MSB of the di spl ay file address using the Bl ock and Scan Li ne inf ornation in the Y Coordinate:


Next we formul ate the LSB of the di spl ay file address using the Li ne inf ornation from the $Y$ Coordi nate and the Col umn information from the $X$ Coordi nate:

| LD | A, C | Get X Coordi nate |
| :---: | :---: | :---: |
| RLCA |  | Align to Pick Up Line |
| RLCA |  | Bits from $Y$ |
| RLCA |  | $\mathrm{A}=2 \mathrm{LS}$ Bits Col um/ XXX/ 3 Ms Bits Colum |
| AND | OC7H | Clear Bits 3-5 |
| LD | L, A | Save Ain L |
| LD | A, B | Get Y Coordi nate |
| AND | 38H | Get Li ne Bits |
| OR | L | Conbi ne with Col. Bits |
| RLCA |  | Shift to Fi nal Position |
| RLCA |  | A=Li ne \# Col um |
| LD | L, A | L = LSB Display File Addrs. |

Next we get the pixel position within the byte by taking the I ast 3 bits of the $X$ Coordi nate and create a mask byte having all bits zero except the addressed pi xel. This mask is then used to set the bit in the Display File. The address is set to Display File 2 to update the Attribute File (High Res. Graphics Mbde is assumed to be active), and the' routine is fini shed. The menory locations defi ned as ATTR and SAVECO are for illustration purposes onl $y$ :


Repetitive calls to this routine with the appropriate $X / Y$ Coordi nate val ues will "draw' on the screen. The System ROM routines for drawing lines and circles calculate the successi ve $X / Y$ Coordi nate val ues and use common low level routines similar to the above to place each pixel in the display file.

## 5. 2.3 64-Col um Mbde

In this node, set by writing to Port OFFH with Bits 0.2=6 (Bits 1 and 2 set) and Bits $3-5$ selecting ink col or (0-7), the pi xel data portions of the tuo display files are nerged by the hardware on an alternating col um basis to produce 64-col ums across the screen. A I even col ums ( $0,2,4 \ldots . \ldots 2$ ) are deri ved from the primary di splay file and all odd col ums $(1,3,5 \ldots .63)$ are derived from the second di splay file. There are still 24 lines vertically fromtop to bottom The attributes are controlled by bits 3-5 written to Port FFH sel ecting one of ei ght ink/ paper conbi nations. The Bright and Fl ash attributes are fixed at 0 and the Border is fixed to natch the paper col or. The Attribute Files in RAM at 5800H 5AFFH (pri nary di spl ay file) and 7800H 7AFFH (second di splay file) are not utilized in this node.

Softuare supporting this mode must set up the di splay file address for character insertion based on the col um position (even=DFI; odd=DF2). When scrolling the screen (or a portion of it), any line of text on the screen requires the same operation to be done at the corresponding locations in each display file. This is al so true to clear the screen (or a portion of it). To save a Screen on tape you must save tho Code files, one for each display file. The SAVE filenane SCREEN\$ will uork for the Primary Display File only. You will have to specifically SAVE the second di spl ay file via a SAVE filename CODE 24576, 6144. Nbte al so that because the Border col or is fixed by the video node, you will not see the usual "stripes" during a tape operation.

Code to support an 80 -col umm node screen was devel oped utilizing the 64 -col um hardware node and redefining the character size to a $6 \times 8$ pi xel group (there is really room for 84 characters if the full 256 pi xel width is used). Si nce indi vi dual characters now can span the two di splay files (e.g. 2 pixel in DFI and 4 in DF2) insertion of data into the di splay files invol ves nasking the 6-bit character (or portion thereof) with the 8 bits of data read/uritten fromto the display file.

Appendix Contains descriptions and code listings of sof tware packages supporting 64 and $\mathbf{8 0}$ - Col um nodes.

## 5. 2. 4 Other

Appendix C al so contains software packages supporting the following vi deo screen feat ures:
A. 40-Col um Mbde - utilizes the $6 \times 8$ character set defined for 80 - Col um Mbde in "nornal " node. May be conbi ned with the Dual Screen package.
B. Sprites . supports novenent of sof tware-defined objects and multi-directional screen scrolling services in the Primary Di spl ay File. You must create the actual bit map defining the shape of your sprite(s), but this package does the rest.

## 5. 3 Other Advanced Concepts

5. 3. 1 Inter ruption Fi el ding

For a machi ne code program executing in the Hone RAM you can intercept the 17 ns . interruption for your own purposes by pernanently enabling Chunk 0 in the Extensi on ROM Bank (write a 1 to Port OF4H and al uays have Bit 7 of Port OFFH =1) and inserting at Location 25262 (62AE Hex) a branch to your own interruption handler. ( $O$ i if VIMDD is not zero, insert your branch instruction at Location 64110 (FA6EH).) By doi ng thi s you are forcing the interruption to branch to the RAM and then bypassing the OS RAM I nterrupti on Handl er - see Sections 3.7.3.1 and 3.3.3.1. Because the Video Mbde Change Servi ce aut onatically updates internal branch addresses in the OS RAM code when it is rel ocated bet ween Chunk 3 and Chunk 7, you probably do not want to directly overlay the OS RAM Interruption Handler with your own code if you will be using the Vi deo Mbde service. Your branch instruction at 62AEH, however, will be copi ed unnodified to location FAGEH in Chunk 7 and vi ce versa.

Note that this technique cannot be used if you are using BASIC si nce then you must have Chunk 0 enabl ed in the Hone Bank. Italso cannot be used from a cartridge because the menory sel ection hardware ( Port $O F 4 H$ ) is common to the Dock and Extensi on ROM Banks and can onl y enable one of them at a gi ven time as sel ected by Bit 7 of Port OFFH

## 5. 3. 2 BASI C AROS Variables

In order to use pre-defined arrays and/ or ot her BASIC variables, store themin the cartridge (possibly in the lower hal f of the addressable space which is not usable for BASIC progran) and branch to a machi ne code routine via the USR function at the begi nni ng of your BASIC AROS program Use this routine to do the necessary menory sel ection and copy your data fromthe cartridge to the RAM (address in VARS). Adj ust the System Variables E LINE, VDRKSP, STKBOT and STKEND to all point to the first free nenory following your BASIC variables. Of course, al I BASIC variables must conform to the format expected by the BASIC Interpreter. In addition to BASIC structures, you can al so store screen images and machi ne code/ variables in the cartridge for transfer to the RAM under your control. Consi der using the XFER_BYTES service in the OS RAM

Thi s section descri bes the known problens in the TS 2068 System Sof tware and gi ves corrections or nork-arounds where these have been defined.
6. 1 LROS and Autostart Machi ne Code AROS
6. 1. 1 If you will be usi ng the System ROM Keyboard routi nes and accessing the input character code from system variable LAST $K$ (5C08H), you must initialize the TS 2068 to "L" node by setting the system vari able MDDE at 23617(5C41H) to zero and setting Bit 3 of FLAGS ( 23611 -5C3BH) to 1. (The TS 2068 is in " $\mathrm{K}^{\prime}$ node when control is passed from System Initialization to the Cartridge; Keyword Token codes will be placed in LAST K instead of character codes.
6. 1.2 If you will be using the System ROM Cal cul at or routi nes (RESTART 40 (28H) or any ROM routi nes that invoke them you must initialize the System Variable YEM by doing the foll ow ng:
LD H, 5C92H
Set HL=MEMBOT
LD (5C68H), H.
Initialize MEM
6. 1. 3 Chunk 3 must not be designated as "in use" by the Cartridge Menory Sel ection Specification byte. This will cause desel ection of the bank switching code prior to completion of the transfer of control to the cartridge starting address. Once control has been transferred, the cartridge code may then enable Chunk 3 in the Dock Bank if desi red. (See Section 5.1.)
6.1.4 No entry is made in the System Configuration Table for an RROS if an LROS is present. This means that an LROS desi gned to support ei ther RAM based or cartridge based applications mist incl ude code for detection of an AROS.
6. 2 Machi ne Code AROS

When setting the AROS Overhead parameter requesting RAM space for machi ne code variables, $21+n$ bytes ( $15 \mathrm{H}+\mathrm{n}$ ) must be requested where $n$ is the number of bytes needed. The machine I anguage variables area then starts at 6855 H imediatel y following the 21-byte CHANS area. (See Section 5.1.2.3.) NOTE: This does not apply to an AROS that contains both BASI C and machi ne code

## 6. 3 BASI C AROS

6. 3. 1 USR Function - When testing the USR address agai nst the Cartridge Menory Sel ection byte to determine if the address is in the Home Bank or the Dock Bank, the wrong ni bble is tested in the regi ster thus a val id cartridge address could be erroneously processed as a Hone Bank address. Si nce the ROM code cannot be corrected, the machi ne code in the cartridge nould have to be moved to an address that does not cause a probl em
1. 3. 2 FOR/ NEXT . If the Iimit of the FOR statenent has al ready been passed on its initial execution, (e.g. FOR $A=1$ TO 10 and $A$ has been set to 12), control is passed to the statenent following the corresponding NEXT. In the AROS support code, the address of this statement is lost giving unpredictable results. Si nce the ROM code cannot be corrected, care must be taken not to use this techni que in an AROS Cartridge. Nor nal usage of FOR/ NEXT I oops is not affected.
6.3.3 Advanced Vi deo Mbdes - Because the BASI C AROS support code interfaces di rectly to the Bank Switching code in Chunk 3 (does not access based on its relocatability), the second di spl ay file cannot be open when executing BASIC program from an AROS.

## 6. 4 Vi deo Mbde Change Service

6. 4. 1 Avai I abl e Menory Test - When the size of nenory needed is cal cul ated by adding the size of the second di splay file ( 6912 bytes or $1 B O O H$ ) to the nenory now in use ( address in System Variable STKEND), the code fails to check for overflow Thus if the address in STKEND is greater than 58623 (E4FFH), the fact that there is not enough free nenory to open the second di splay file will not be detected and the systen will "crash". If your BASIC program and/ or variabl es area are large, you may want to make this test yourself prior to i nvoking the Vi deo Mbde Change Service in order to avoid this problem The size of nenory needed is subsequently tested agai nst the contents of RAMOP and if there is not sufficient space (val ue in RAMOP is I ess than size needed), you will get Error 4, Out of Menory.
1. 4. 2 RAMTOP - When the machi ne stack and OS RAM code is noved to Chunk 7, the User Defi ned Graphics area is noved down in RAM by 2112 bytes (840H) to nake room for the stack and OS RAM routines at the top of menory. The poi nter in UDG is updated, however, the val ue in RAMCOP is not nodified to insure that the rel ocated UDG area as well as the OS code and stack are protected from expansi on of the BASIC program You can avoid problens by setting RAMTOP vi a a CLEAR command specifying an address no greater than 63255 ( F 717 H ) prior to invoking the Video Mode Change Service. Thi s reserves space bet ween RAMTOP and the end of nenory of 2280 bytes ( $8 E 8 \mathrm{H}$ ) utilized as:

168 bytes (A8H) User Defi ned Graphics ( $21 \times 8$ ) 2112 bytes (840H) Machi ne Stack and OS Routi nes 2280 (8E8H)

$$
\begin{array}{lrl}
\text { Exampl e: } & \text { RAMOP }=63255 & \text { ( } \mathrm{F} 717 \mathrm{H}) \\
& + \text { Reserved Area } & \frac{2280}{65535}
\end{array}
$$

The sof tuare packages in Appendix $C$ are written assuming that RANTOP is set to 57343 (DFFFH) or I ower to protect the nachi ne code which is loaded begi nning at 57344 ( E 000 H ).
6.4.3 NEW Command - If you have used the Vi deo Mbde Change Service to open the second display file and now wish to execute the NEW command, you should first return the computer to "normal " node by calling the video node service with A=zero. This returns the User Def ined Graphics and ot her RAM structures to thei $r$ normal locations. If you don' t do this, the UDG area will remain in the al ternate location and, if you have not corrected RAMFOP as expl ai ned above, part or all of your UDG area could he cl eared to zeros by the NEW command.
6.4.4 V DMDD - When Mbde 128 ( 80 H ) is desi gnated for activating the Pri nary Displ ay File in Dual Screen Mode the System Variable VIDDD at 23746 (5CC2H) is set to zero instead of to 128. This creates a potential problemif the 17 ms . inter ruption occurs bef ore $V$ DMDD can be corrected si nce the interruption fiel der will branch to Chunk 3 instead of to Chunk 7 and Chunk 3 is now in use for the second display file. This problem is corrected by disabling the interruption prior to calling the Vi deo Mode Change Service and setting VIMDD to the correct val ue prior to re-enabling it. These corrections are included in the Extensi on ROM Interface Routine in Fi gure 3.2.2-2.

NOTE: On an initial access changing video mode from normal to Mode 128, the interruption is re-enabled within the Video Mbde Change Service itself after copying the stack and other Chunk 3 data to Chunk 7. Thi s cannot be corrected, but has not proven to present a problemin actual use. At the point where the interruption is first enabled, the Chunk 3 code is still intact allowing for correct processing of one interruption, and the path length from there to the poi nt of correcting $V$ DMDD is apparently less than 17 ms. The interruption is al so re-enabled within the Vi deo Mode Change Service if you have applied the patches for the BANK ENABLE and RESTORE STATUS routines (Section 654) which are executed in connection with inserting space into the RAM to open the second di spl ay file. Agai $n$, this has not proven to be a problemin actual use.
6. 4. 4 Interruption Inhibit - By setting Bit 6 of Port OFFH to a 1, the normal 17 ns . interruption generated from the SCLD to the Z80A CPU will be inhi bited. When Port OFFH is written to by the Video Mode Change Service, Bit 6 is forced to zero. If you wish to inhibit the normal interruption via this mechanism and al so plan to use the Video Mbde Change Service, it is recomended that you first invoke the service to remap the RAM and open the second di spl ay file, then set Bit 6 of Port OFFH to inhibit the normal interruption and write your own routine(s) for subsequent changing of the vi deo node setting that do not invol ve remapping the RAM In this way you can maintain the val ue in Bit 6.

## 6. 5 OS RAM Routi nes

In patching the OS RAM routines, care must be taken not to rel ocate CALL and JP instructions si nce this affects the modification of the code when it is noved bet ween Chunks 3 and 7. All of the code containing actual addresses must be modified to reflect the rel ocation and this is done using a table in the Extensi on ROM Si nce the table cannot be changed, none of these instructions can be noved. Al so, any CALL or JP instructions added must be nodified by you when the code is rel ocated.
6.5.1 Function Di spatcher - For a variety of reasons such as conflict with use of the IX Register, incorrect entries in the ROM Function Di spatcher Jump Table, etc. some Servi ce Codes have been del et ed from the Function Dispatcher table (Table 3.3.4-z). In addition, the following correction to the GET STATUS routine' is requi red in order to successfully utilize the Function Dispatcher from a cartridge.
6. 5. 2 GET STATUS- Ret urns inval id menory sel ection stat us for-the Hone Bank, ROM Extensi on and Dock. This results in switching out of either the Hone Bank or the Dock when status is "restored". This affects use of the Function Di spatcher and GET VDRD routines, and any ot her code usi ng GET STATUS. Fi gure 6.5-I shows the patches and additions necessary to correct this routine.
6.5.3 PUT VORD Wite data passed in Reg. Pair DE is overwritten prior to use. Figure 6.5-2 shows corrections.
6. 5. 4 BANK ENABLE and RESTORE_STATUS-

If the 17 ms . interruption occurs during update of the menory sel ection hardware, it can cause the systemto hang and RAM to be overuritten. This occurs when the inter uption happens in an interval when Port FF Bit 7 is zero (thus selecting the Dock Bank) and Port F4 Bit 0 is one (thus enabling Chunk 0 in the Dock Bank) and there is no menory in Chunk 0 of the Dock Bank. This can be true when there is no cartridge installed, or if the cartridge installed is an AROS. This problem is corrected by di sabling or nasking the interruption while updating the nenory sel ection hardware. Figure 6. 5-3 shows one implenentation of this correction.
6.5.5 SAVE STATUS and RESTORE STATUS - The val ue of Port FFH whi ch incl udes vi deo node and interruption inhi bit as wel I as Ext. ROM Dock Sel ect is saved and restored as a full 8-bits. Theref ore any modification of this port by code accessed bet neen execution of SAVE STATUS and subsequent execution of RESTORE STATUS (erg. via CALL BANK or use of the Function Dispatcher) is "undone". This is one reason the Vi deo Mbde Change Service and sone of the bank switching routi nes such as BANK ENABLE cannot be meani ngfuly accessed via the Function Dispatcher.
6. 5. 6 CALL BANK- Does not correctly retrieve the stack entry designating the count of paraneters being passed. Menory is overwritten in the case where this count is not zero. This is corrected by setting Location $6610 \mathrm{H}=9$ (POKE 26128,9). You onl y need to apply the correction once; it will be duplicated in Chunk 7 if the code is rel ocated.

FI GURE 6. 5-I

## GET_ STATUS CORRECTI ONS

| LOCATI ON | OBJ. CODE | SOURCE STATEMENT |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (HEX) | (HEX) |  |  |  |  |
|  |  | I nput: Bank | \# in |  |  |
|  |  | Out put: $\begin{gathered}\text { Ban } \\ \\ \\ \\ \\ \text { ( Lom }\end{gathered}$ | \# in <br> ry Se <br> w Acti | B (Bank S ection in ve Fornat) | Stat us if Exp. Bank) C |
| 6405 | F5 | GET STATUS | PUSH | AF | Save Regs. |
| 6406 | D5 |  | PUSH | DE |  |
| 6407 | 78 |  | LD | A, B | Get Bank \# |
| 6408 | FEFE |  | CP | OFEH | Test if Ext. (254) |
| 640A | 2824 |  | JR | Z, GS EXT |  |
| 640 C | FEFF |  | CP | OFFH | Test if Hone( 255) |
| 640E | 2837 |  | JR | Z, GS HOME |  |
| 6410 | A7 |  | AND | A | Test if Dock (0) |
| 6411 | 2827 |  | JR | Z, GS DOCK |  |
| 6413 |  |  |  |  |  |
|  |  |  |  | (Code for not app | Expansi on Banks pli i cable) |


| 6430 | OEFF | GS EXT | LD | C, OFFH | Assume none |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6432 | DBFF |  | IN | A, ( OFFH) | Test if sel ected |
| 6434 | E680 |  | AND | 80 H |  |
| 6436 | 2812 |  | JR | Z, GS XT1 | Not active |
| 6438 | 1808 |  | JR | GETHS | Get Hor. Sel ect |
| 643A | OEFF | GS DOCK | LD | C, OFFH | Assume none |
| 643C | DBFF |  | IN | A, ( OFFH) | Test if sel ected |
| 643E | E680 |  | AND | 80H |  |
| 6440 | 2008 |  | JR | NZ, GS XT1 | Not acti ve |
| 6442 | DBF4 | GETHS | IN | A, ( OF4H) | Get Hor. Sel ect Reg. |
| 6444 | 2F |  | CPL |  | I nvert to Low Active |
| 6445 | 1802 |  | JR | GS XTO | Exit |
| 6447 | DBF4 | GS HOME | IN | A, 0F4H | Al bits set are not active in Hone Bank |
| 6449 | 4F | GS XTO | LD | C, A | Menory Sel ect to C |
| 644A | D | G XTI | POP | DE | Restore Regs. |
| 644B | F1 |  | POP | AF |  |
| 644C | C9 |  | RET |  | Ret urn |

The asterisks mark the locations nodified. See next page for list of correspondi ing POKE's for BASI C.

# FI GURE 6.5-I <br> GET STATUS CORRECTI ONS <br> ( conti nued) 

## From BASI C:

| POKE | 25610, 40 | (Location 640AH) |
| :---: | :---: | :---: |
| POKE | 25611, 36 |  |
| POKE | 25614, 40 | (Location 640EH) |
| POKE | 25615, 55 |  |
| POKE | 25617, 40 | ( Location 6411H) |
| POKE | 25618, 39 |  |
| POKE | 25648, 14 | ( Location 6430H) |
| POKE | 25649, 255 |  |
| POKE | 25650, 219 |  |
| POKE | 25651, 255 |  |
| POKE | 25652, 230 |  |
| POKE | 25653, 128 |  |
| POKE | 25654, 40 |  |
| POKE | 25655, 18 |  |
| POKE | 25656, 24 |  |
| POKE | 25657, 8 |  |
| POKE | 25658, 14 |  |
| POKE | 25659, 255 |  |
| POKE | 25660, 219 |  |
| POKE | 25661, 255 |  |
| POKE | 25662, 230 |  |
| POKE | 25663, 128 |  |
| POKE | 25664, 32 |  |
| POKE | 25665, 8 |  |
| POKE | 25666, 219 |  |
| POKE | 25667, 244 |  |
| POKE | 25668, 47 |  |
| POKE | 25669, 24 |  |
| POKE | 25670, 2 |  |
| POKE | 25671, 219 |  |
| POKE | 25672, 244 |  |
| POKE | 25673, 79 |  |

FI GURE 6. 5- Z
PUT VORD CORRECTI ONS

|  | $\frac{\text { LOCATI ON }}{(H E X)}$ | $\text { OB }_{\mathrm{E} \cdot \mathrm{X})}^{\text {CODE }}$ | SOURCE STA | EMENT |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Input: Dat | a in DE | E, Address in | , Bank \# in B |
|  | 6338 | F5 | PUT- VORD | PUSH | AF | Save Regs. |
|  | $633 C$ | c5 |  | PUSH | BC |  |
|  | 633D | CD5E64 |  | CALL | GET NUMBER | Bank \# of Owner |
| * | 6340 | D5 |  | PUSH | DE | Save Data |
|  | 6341 | 50 |  | LD | D, B | Save Target Bank \# |
|  | 6342 | 47 |  | LD | B, A | Bank \# of Owner |
|  | 6343 | CD0564 |  | CALL | GET- STATUS | Get Bank Status |
|  | 6346 | C5 |  | PUSH | BC | Save It |
|  | 6347 | CD4D64 |  | CALL | GET CHUNK | Get Bit Map |
|  | 634A | 2F |  | CPL |  | Set High Active |
|  | 634B | 42 |  | LD | B, D | Target Bank \# to B |
|  | 634C | 4F |  | LD | C.A | Menory Sel ect Byte |
|  | 634 D | CD9964 |  | CALL | BANK ENABLE | Enhl. Target Mem |
| * | 6350 | Cl |  | POP | BC | Saved Bank Status |
| * | 6351 | D1 |  | POP | DE | Saved Data |
| * | 6352 | 73 |  | LD | ( H ) , E | Wite LSB |
| * | 6353 | 23 |  | INC | H. | I ncrenent Adrs. |
| * | 6354 | 72 |  | LD | (H) , D | Wite MSB |
| * | 6355 | 2B |  | DEC | H. | Restore HL |
|  | 6356 | C09964 |  | CALL | BANK ENABLE | Restore Bank St. |
|  | 6359 | Cl |  | POP | BC | Restore Regs. |
|  | 635A | F1 |  | POP | AF |  |
|  | 635B | C9 |  | RET |  | Ret urn |

The asterisks nark the locations nodified.

From BASI C:
POKE 25408, 213
POKE 25424, 193
POKE 25425, 209
POKE 25426, 115
POKE 25427, 35
POKE 25428, 114
POKE 25429, 43

NOTE: The corrections to GET- STATUS and BANK-ENABLE are al so requi red.

FI GURE 6. 5-3
BANK ENABLE AND RESTORE STATUS CORRECTI ONS

| BANK ENABLE: | Location | Obj ect | Code | From BASI C |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | POKE Address | Value |
|  | 6499H | 00 | NOP | 25753 | 0 |
|  | 649DH | F3 | DI | 25757 | 243 |
|  | 651 CH | FB | EI | 25884 | 251 |

RESTORE _ STATUS:
654AH F3 DI 25930 243
6570H FB EI 25968 251

In both cases, the Disable Interrupt and Enable Interrupt are being done by del eting the preservation of the AF Regi sters (PUSH AF/ POP AF). If your code requires $A F$ to be saved, you must do it prior to calling either of these routines or any other system routines that use them Note al so that if you al ready have the interruption masked when these routines are entered, it will be enabled when they are exitted. If this proves to be a problem repl ace the Enable Interruption (EI) instruction with a NOP and do the enable at a more appropriate place in your own code.
6.5.6 GET NUMBER- Al ways returns the Dock Bank \# for any menory enabl ed in the ROM Extensi on. Unlikel y to be a probl embecause of Iimited use of the ROM Extensi on.
6.5.7 XFR BYTES- I mproperly passes nenory sel ect byte for the case where source and destination are in the same bank. This is corrected by setting Location 676AH = 5FH (POKE 26474, 951.

## 6. 6 GENERAL

6. 6. 1 Pressing ENTER multiple tines with an invalid tape command on the edit line (syntax error) causes the system to reset. This is due to overflowing the Bank Stat us Stack in RAM Chunk 3/7 due to the miltiple calls to and fromthe Extensi on ROM vi a the Call Bank code wi thout normal termination (the error causes-a RESTART 8 to be executed out of Home ROM code called from the ROM Extensi on). It shoul dn' t take anybody that nany tries to get a tape command right, so this is not a real probl em but you may want to keep it in mind. For any call nade through the OS RAM servi ces, you shoul d have a corresponding return to keep the structures cl ean.
1. 6. 2 ON ERR GOTO - If a non-existent line number is specified, followed by an error, the systemwill hang. The ROM code is in an endl ess loop trying to report the absence of a valid error handler to the non-exi stent error handl er!!! On some errors, you will get an unexpected 0 OK termination showing the line number of your Error Handler. Thi s is because some ROM routi nes temporarily clear the INTPT FI ag (Bit 7 of FLAGS). Thi s flag is set to 0 when checking syntax and set to 1 when executing; if an error is detected while the Fl ag=0, the error handl er code is branched to but is not executed.
1. 6. 3 Parameters to the SOUND command are not fully validated, theref ore you can specify a number beyond the valid range for a gi ven operation and not get an error, for example, you can write a val ue greater than 63 to the Enable Regi ster (Reg. 7), possi bly changing the I/O Port used for reading the joysticks frominput to output. If you specify a number larger than 255 ( FFH ), onl y the least significant byte will be actually written to the Programmale Sound Generator. Access to PSG Reg. 14 (IOA) used for the Joysticks is al so not precl uded via the SOUN command.

If you experience difficulty in reading the joystick(s), do a write to PSG Reg. 7 cl earing Bit 6 to 0 to guarantee that the joystick path is enabl ed for input (see Section 4.3). Thi s write can be done by executing a SOUND 7,63 (or any val ue less than 63).

The I NTEGER function for (-65536) gi ves an incorrect result of -1, and for other cases where the result should be -65536, it gi ves -IE-38. Si nce the ROM code cannot be changed, there is no correction.
6. 6. 4 If you respond to the SCROL? nessage using multiple keys such as Cap Shift/Z or Cap Shift/Synbol Shift, you will get strange results like dumping of the Edit Li ne with the "C' or "E cursor, di splay of ROM data, or multiple scrolls. Stick to si ngle key responses and you won't have any problens!
6. 6. 5 When DELETE (Cap Shift/O) is hel down to do del etion of characters in the Edit Line, sometimes it outputs the DELETE Keynord instead (it shoul d not do this in auto-repeat node). This is especi ally noticeable when the input line is long. Si nce the ROM code cannot be corrected, you must try rel easing and pressing the DELETE key at differing frequenci es and you will be able to get past this "Bug".

| LINK 1.7 |  |  | liata | 1ES2 | SYNTAX |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LIEF | 2011 | EYNTAX |
| LOAD MAP MODULE |  |  | [ELFEC | 1750 | LIST |
|  | ORIGIN LENGTH |  | LELEYM | 9E7E | 102 |
|  |  |  | DEL-DE | 174D | LIST |
| BLOCK | 0000 | 0000 | DEL-C: | OEFD | 1012 |
| BASIC | 0000 | 9227 | [ESLITS | 0000 | I口_2 |
| KSCAN | 0227 | 0209 | [1E_HL | 1563 | LIST |
| IO_1 | 0500 | 0502 | DIEIT? | 300 | indut |
| I 012 | 0 OO 2 | 031 B | DIM | CFCO | I DENT |
| EDIT | 0015 | 0382 | DIVIDE | 3512 | SIJMS |
| CHANS | 139 F | 0142 | DRAW | 2656 | GRAPHS |
| L IST | 14 E 1 | 0204 | DRALUN | 2913 | GRAPHS |
| AROS | 1789 | 0190 | [RAW_L | 2310 | GRAPHS |
| SYNTAX | 1945 | 0 SOA | DUMPPR | OA23 | 10.2 |
| SYNTWO | 214 F | 0484 | EiYALIIS | 1 BDC | EYNTAX |
| GRAPHS | 26.03 | 0251 | ECHO | oc: a3 | 10_2 |
| EXPRN | 2354 | 041 C | EDIT-K | OAS2 | 10.2 |
| I DENT | 2070 | OSE9 | END? | 1844 | SYNTAX |
| I NOUT | 3059 | 0301 | ENDSTT | 1 ARO | SYNTAX |
| SUMS | 355A | 032A | ENDTEM | 1E4A | SYNTAX |
| CALC | 3584 | 0437 | ERASE | 2-54 | SYNTWIO |
| FUNCTS | SAEB | 01 CE | ERR2 | 1891 | SYNTAX |
| TAPEMSG | 3089 | 0053 | ERR4 | $1 \mathrm{FC}: \mathrm{F}$ | gYNTAX |
| CH_SET | 35100 | 0500 | ERRS | 07 Cl | IS_1 |
|  |  |  | ERR6 | SECO | sums |
| GLOBAL | ADDRESS | module | ERRB | 1 F 20 | syntax |
|  |  |  | ERRH | 237 E | SYNTWO |
| ASS | 3C5E | FUNGTS | ERRCI | 1230 | EDIT |
| ACD | 3305 | SUMS | EXCUTE | 1 ALS | SYNTAX |
| ALNIM? | 8046 | I DENT | EXP | SADF | FUNCTS |
| ALFHA? | 3048 | I DENT | EXPRN | 2354 | EXPRN |
| ANGLE | \%\%E | FUNGTS | FIND-L | 1 sD S | LIST |
| AROS | 1\%\% | aros | FIND_N | 2 C 70 | 1 DENT |
| ARRAY | 3705 | GALG | FIX-11 | 1 F23 | SYNTAX |
| AR_LN | 17EA | AROS | FI $\mathrm{X}-1.11$ | 1F1E | SYNTAX |
| AR_NXT | 17FF | AROS | FLAEHA | 1605 | LIST |
| ASN | E4E | FUNCTS | FLOAT | 865 | Slims |
| ATN | 3BFD | FUNGTS | FOR | 1578 | SYNTAX |
| ATTBYT | 0710 | 10.1 | FORMAT | $250 . \mathrm{C}$ | SYNTWO |
| BEEP | 0436 | ksean | FPRA | 3193 | I NOUT |
| BORDER | 2436 | SYNTWO | FPEEC | 3160 | I Nout |
| EFEAK? | 2009 | SYNTAX | F_ATTR | 2:307 | EXPRN |
| CAT | 2508 | SYNTWO | F_INKY | 29F2 | EXPRN |
| CHEOLE | 0371 | KSCAN | F-PI | 2\%E5 | EXPRN |
| CHINIT | 11 AA | EDIT | F_FNT | 2624 | GFAFHS |
| CHK_S2 | 1FBE | SYNTAX | F-ECRN | 233E | EXPRN |
| GIRCLE | 2879 | GRAPHS | GETAL | 17 CF | AROS |
| CLICHAN | 13 EE | CHANS | SET_EL | 2D. 54 | I DENT |
| CLEAR | 1736 | SYNTAX | SET_LN | 1324 | EDIT |
| CLEL | 133F | EDIT | GET_XY | 2860 | GRAPHS |
| Cllhs | 68A9 | IO-1 | Somber, | 1F9\% | EYNTAX |
| clase | 139F | CHANS | CR_COL | 2390 | SYNTWO |
| GLPR | Cm35 | $1 \mathrm{O}_{2} 2$ | HIFLSH | 2415 | SYNTWO |
| CLR_EC | 1 F39 | SYNTAX | 1 NGH | 11 E | EDIT |
| CLS | OSEA | 10.1 | ININT | Ofis | I NGUT |
| CLS_B | 0975 | 10.1 | INIT | 0n:31 | EDIT |
| coll 1 TM | 23A6 | SYNTWO | INPUT | 228 | SYNTWO |
| COLCOLR | 23DE | SYNTWO | INST | 1289 | EDIT |
| CONT | 1EE4 | SYNTAX | INSA | OAE7 | ID-2 |
| cos | 3EC5 | Flincts | INSERT | 12BB | EDIT |
| GP-EC | 16 ES | LIST | INT | SACA | FUNCTS |
| CTRO | 371A | CALC | INTIIV | 3 ABB | FUNCTS |


| INTFT? | 2360 | EXPRN |
| :---: | :---: | :---: |
| IN_K | OCOE | IO_2 |
| I_SEQ | 2こ6E | EYNTITO |
| .UIMP | 1EF1 | SYNTAX |
| K_EASE | 6ssc: | kSCAN |
| K_CLS | 03A6 | $10^{1} 1$ |
| K_LUMP | $0 \mathrm{CAO}_{2}$ | 1 O |
| K_LIST | 1545 | LIST |
| K-LLST | 1541 | LIST |
| K_LPR | 21.55 | SYNTW |
| K_NEW | OD10 | EDIT |
| K_PRIN | 2159 | SVNTWG |
| K_SCAN | 0280 | KSCaN |
| LCU2 | 1325 | EDIT |
| LDDE | 3130 | I NOUT |
| LDMES | 3CAS | TAPEMSE |
| LDTVCu | O61A | 10.1 |
| LE3 | 005E | EASIC |
| LED18 | OE2F | EDIT |
| LED4 | OESD | EDIT |
| LET | 2EED | I DENT |
| LINENG | 1768 | LIST |
| LIST | 14 El | LIST |
| LN | 3R2E | FIINETS |
| LPO | 1. 5 AC | LIST |
| LS4 | $1 \mathrm{a44}$ | SYNTaX |
| LT22 | 1 BBC | SYNTaX |
| MOVE | 2500 | SYNTWO |
| MISLT | 3468 | SUMS |
| NC.HL | 0077 | BGEIC |
| NEGATE | 3920 | cale |
| NEW | 0 C 22 | EDIT |
| NEWDEV | 2402 | SYNTW |
| NEXT | 10.55 | SYNTAX |
| NEXTCH | 0074 | EASIC |
| NEXT-L | 16.58 | LIST |
| NOTKB? | 2380 | SYNTWO |
| NXT-HL | 2069 | EXFRN |
| OPCHAN | 1465 | CHANS |
| OPEN | 142A | CHaNS |
| OFTNO | 1549 | SYNTaX |
| OUTPUT | 31 A1 | I NOUT |
| PAEDCB | 2E74 | I DENT |
| PARP | 03F:3 | KSCaN |
| PASSEM | 2589 | SYNTWO |
| PAUSE | 1 FEB | SYNTAX |
| PHLAF | $004 F$ | BASIC |
| PLOT | 2135 | DRAPHS |
| PLOTBC | 263E | GRAPHS |
| PLUG IN | 0000 | EASIC |
| PGPSTR | 2FAF | I DENT |
| PRSCAN | OA4A | IO_2 |
| FR_CUR | 162D | LIST |
| PR-TV2 | 0776 | 10.1 |
| PSHSTR | 2E70 | I DENT |
| PUT | $15 \mathrm{C} \%$ | LIST |
| PIJTDIG | $11 E A$ | EDIT |
| PIJTMES | 073F | IO_1 |
| PUT-BC | 1788 | LIST |
| PIJT_LN | 1795 | LIST |
| PUT_SR | 15 A 1 | LIST |
| P_LFT | 053A | 10.1 |
| P_NL | 0566 | 101 |
| P-ft | 054 | 101 |
| F-EED | 217E | EYNTWO |
| FAMND | 3775 | CALC |
| RAND | 1 ED4 | EYNTAX |
| RDEH | 11 CF | EDIT |
| FEAD | 1 197 | SYNTaX |
| RECLEN | 1720 | LIST |


| REMGSE | 12 CA | EDIT |
| :---: | :---: | :---: |
| RESET | 1394 | EDIT |
| HESTBC | 1 ECA | SYNTaX |
| RETURN | 1 FD4 | SYNTaX |
| RND | 2\%R6 | EXPRN |
| ROOM? | 3768 | CALC |
| ROOT | Sct5 | FUNCTS |
| RSET | 2454 | SYNTWO |
| RETETR | 13A8 | CHANS |
| f_gtts | 0398 | 10-1 |
| SCRL | 0939 | 10.1 |
| SCRMEL | 2603 | GRAPHS |
| SEAF'CH | 13 SE | EDIT |
| SELECT | 1230 | EDIT |
| SEL-HL | 1248 | EDIT |
| SENDCH | 11 ED | EDIT |
| 9ENDTV | 0500 | $1 \mathrm{CO}_{1} 1$ |
| EEPRMT | 3699 | TAPEMSG |
| SETCUR | 0914 | 101 |
| SETTVC | 0914 | 10.1 |
| SET_AT | 0.582 | 10.1 |
| SHIFT | 339 C | SUMS |
| SIN | 3ELO | FUNCTS |
| SKIP | 1 D28 | EYNTAX |
| SKIPIT | 2569 | SVNTWO |
| SLICER | 2 ElO | I DENT |
| SMINIT | 11 Cl | EDIT |
| SOUND | 2128 | SYNTAX |
| ERCHSC | 1.374 | EDIT |
| STBOOL | 3926 | CALC |
| STDE_S | 314 c | I NOLIT |
| STDE_U | 314 A | I NOUT |
| STKUSN | 3059 | I NOUT |
| STK_O | 1051 | SYNTAX |
| STK_A | 30 E 6 | I NOUT |
| STK-EC | 30E9 | INOUT |
| STK_M | 3773 | CALC |
| STOP | 10.59 | SYNTAX |
| STRITO | 220F | SVNTWO |
| STTVCU | 0.5 F 3 | $10_{-1}$ |
| SUB | 33CE | SUMS |
| SUBLIN | 16 FO | LIST |
| SUBLN 1 | 16 F 3 | LIST |
| SUMSLD | 3379 | SIJMS |
| SVNERR | 1 BED | SYNTAX |
| SYNTAX | 1 A27 | SYNTAX |
| TAN | 3RF5 | FUNCTS |
| TC.HL | 0078 | BASIC |
| TEM 1 | $1 \mathrm{ES2}$ | SYNTAX |
| TEM10 | 1 BEF | SYNTaX |
| TEME | 1EES | SYNTAX |
| TEMP38 | 19 E | SYNTAX |
| TEMP39 | 19E1 | SYNTaX |
| TERM? | $21 \mathrm{E7}$ | SYNTWO |
| TESTO | 3904 | CALC: |
| TIMES | 3489 | sums |
| TOKENS | 0078 | BASIC. |
| TO-THE | 3 C | FINTCTS |
| trine | 350 | sums: |
| TVFUL? | 0790 | IO. 1 |
| TV_COL | 23BB | SYNTWO |
| UPD_K | O2E1 | KSCAN |
| USRRET | $3 \mathrm{SE2}$ | CALE |
| WRCH | 0010 | EASIC |
| XEV | 3105 | INOUT |
| X_CALC | 134 E | EDIT |
| X_T_HL | 1543 | EDIT |

PROGRAM BLOCK -- 4000 BYTES ENTRY: 0000

## EXTENSION ROM MAP












| 6.35 | 45 | 132\％ |  | L0 | c．$A$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ¢73： | 11500 | 1323 |  | L0 | B． 0 |  |
| 4.75 | 210000 | 1：24 |  | L0 | H． 0 |  |
| 6733 | 3 | 1325 |  | ADD | th．Sp |  |
| $6.7 \%$ | A） | 1326 |  | AND | A |  |
| 673A | E142 | 132\％ |  | S日C | M，DC |  |
| 6730 | 28 | 1328 |  | DEC | H2 |  |
| 6730 | － | 1324 |  | Der | H2． | 1th $=$ Sp－MAX＿bave－ 2 |
| 5.73 E | E | 1330 |  | FLISH | H |  |
| 6.75 | OLE 1 | 1331 |  | POP | $1 \times$ | IIX POINTS TO LOCATION to gave status |
| 6． 741 | M1F： | 182 |  | LD | SF．Ix |  |
| A74\％ | 16156s | 1323 |  | CALL | SAVE＿SIATUS | ISAVE RANM．S STATIJ； |
| 1：34． | Tis． | $13: 4$ |  | PUIFH | $1 E$ |  |
| 6.747 | OLE 1 | 135 |  | flof | $1 \times$ |  |
| 8：4\％ | Musta， | $1 \%$ |  | 1.5 | L．112＋5fic＿alume | Q |
| 6．74i： | 吅6．0．： | $13 \%$ |  | L0 |  | ＋ 11 |
| s74F | CLE8AS | 1き38 |  | Call | CREATE．RITMAP | －GET SRC GITMAP |
| 8752 | Fs | 1530 |  | PUSH | AF | ：SAVE ON Stack temporarily |
| －753 | P106ESI4 | $1: 1740$ |  | LD | L． $11 \mathrm{x}+\mathrm{DEST}$－AND | OR） |
| 875 | nuesos | 1241 |  | LD | H．（IX CLEST＿ADD | D + ＋1） |
| －759 | CLESOA | 13.2 |  | CALL | CREATE＿PITMAP | iget dest bitmap |
| ¢750 | $4 F$ | 1343 |  | Lo | c．$A$ | ic－dest bitmap |
| 9790 | $F_{1}$ | 1344 |  | POP | af |  |
| $675 E$ | 47 | 1345 |  | LD | B．A | IB－sac bitmap |
| 675 | D07EOP | 1346 |  | L5 | A．（1 $x+$ SRC＿RANE |  |
| 6752 | 009803 | 1347 |  | L0 | D．aix＋DEST＿BAN |  |
| 6755 | AA | 1348 |  | CP | D ${ }^{\text {a }}$ | BCOMPARE SRC AND DEST PAN NIMMEERS |
| 6.750 | 2005 | 1349 |  | J | N2，XP＿DIFF＿BAN | wis |
| $\begin{aligned} & 6788 \\ & 6750 \end{aligned}$ | 78 A1 | 1350 |  | LD | A. B | Ihere if mank mumers are different |
| 6TSA | 47 | 1352 |  | L0 | B．A | IB＝UNION OR SRC AND DEST EITHAFS |
| 6788 | 1908 | 1553 |  | N | XB＿DO＿MOVE |  |
| ${ }^{-760}$ | 79 | 1354 | XE＿DIFF＿BANKS | 1.0 | A． B | ICHECK FOR OVEFLLAP RETHEEN SRC and |
| Q 7 EE | R1 | 1353 |  | 0 O | C | 1 dest chumus |
| 6785 | FEFF | 1356 |  | CP | OFFH |  |
| S771 | 2020 | 1357 |  | JR | NZ．XP＿OVERLAP |  |
| 6773 | 58 | 1358 |  | LD | E．${ }^{\text {e }}$ | －here if no overlap |
| 8774 8775 | 420804 | 1359 |  | LD | B． 0 |  |
| 6778 | 0046069 | 1360 1361 |  | CALL | EANK＿ENASLE | ISELECT DESt bank |
| ¢778 | 4 4 | 1351 | xe＿Do＿move | LD | B．（IX＋SEC＿Bava） |  |
| 6770 | C09934 | 1383 |  | CALL | BANK＿ENAELE | iselect spr bank |
| $677 F$ | tibiceos | 1364 |  | LD | L．（IX＋SRC＿ADDR） | isalec she dam |
| 6732 | D06607 | 1385 |  | LD | H．（ $1 x+5 R C$－ADDR +1 | ＋1） |
| 6785 | ciciseoa | 1366 |  | LD | E．（IX C ［EST＿ADOP |  |
| 6783 | D0：605 | 1367 |  | LD | D．（Ix＋DEST＿ADDP | R＋1） |
| E78：8 | CDAE02 | 136.8 |  | LD | c．（IX P LENGTH） |  |
| 67 EE | 004603 | 1359 |  | LD | B．（ $1 x+$ Lencthti） |  |
| $\leq 7 * 1$ | 007E00 | 1370 |  | LD | A． $11 x+$ Direction |  |
| 3794 | 07 | 1371 |  | flca |  |  |
| 6795 | OF | 1372 |  | RFCA |  |  |
| 6793 | 3204 | 1373 |  | He | C．Xb＿REVERSE | IIFA＜0 |
| 1．798 | EDBO | 1374 |  | LDIR |  |  |
| 8790 | 1352 | 1375 |  | No | Xb＿EXIT |  |
| S7\％ | Elier | 1376 | Xb＿REVERSE | lolur |  |  |
| STPE | 1：34E | 1377 |  | －1R | K日＿EXIT |  |
| －7A0 | 21000： | 1379 | xb＿OVERLAP | LD | he．hitbeot |  |
| ¢7A3 | cs | 1370 |  | P．1．5H | BC |  |
| 6784 | CSFF | 1380 |  | L． | B． 255 |  |
| 6746 | CO16S3 | 1381 |  | CALL | OET－HORD |  |
| －7a | ${ }_{1} 110002$ | 1382 |  | POP | BC |  |
| ATAD | A7 | 1394 |  | CNH | DE．STKSZ |  |
| STAE | EnS2 | $13: 35$ |  | Sec | He，de | IHL $=$ Alliress of Stail Limit |
| 760 | 112000 | 1396 |  | Lb | de，free＿hytes |  |
| 6783 | 10 | 1787 |  | and | H．，DE |  |
| 6754 | EH | $1 \% 39$ |  | EX | LE．in | ：CEE SP＿NEW |
| AVE | $-100000 \%$ | $1 \geqslant 3$ |  | 66 | H．${ }^{\text {c，}}$ |  |
| －76\％ | $1 i$ | 10 |  | Allt | HL，SP | $\mathrm{tHL}=\leq \mathrm{F}$ |
| 6．7EA | A\％ | 109 |  | INK ANII | Ce |  |
| 67 FE | EOS： | 1303 |  | SEC | H． ，DE |  |
| ATEL | 3 OcH 4 | 1364 |  | ． H | NC．XE＿SFAIE | 1F SF＿OLI－SF－NEW＞－ 0 |
| 67EF | SEO！ | 1305 |  | L6 | A． 1 | i RETUME EFFIOF COLE |
| 1761 | $1 \mathrm{E}=\mathrm{F}$ | 1006 |  | UFr | XH－EXIT |  |
| tre | 1 F | 1397 | XE＿SPALE | LEE |  |  |
| 6．764 | EF | 1500 |  | EX | IE，ML |  |
| 65 | $F \cdot$ | 1309 |  | LIt | SFP，H2 | －SET SP TO SF＿NEW |
| 67. | 13 | 1404 |  | INC | TE | TLE $=\mathrm{ELF}$－ Sz |
| 757 | thitein | 1401 |  | L5 | A，$(1 x+D) /$ EECTION | （1） HL ＝ELT－FTR |
| \％ 7 A |  | 1492 |  | LI |  | stave tura afth on stari |
| T0！ | $\underline{1177401}$ | 1019 |  | LD | （ $1 \times+$ ELFF－PTE +11. | H |
| －50） | nluede | 1404 |  | LD | L．（ix＋lencith |  |
| 675 | 016．6．03 | 1405 |  | LD | H．（IX L LENSTH +1 ） |  |
| t． 716 | 47 | 1906. | XE＿MOVE＿LCOF | ANS | A | IHL＝BYTES LEFT TSE MINE |
| 675 | Ers\％ | 1407 |  | SEr | Hh．DE | ITE－EVTES TO MONE THIS TIME |
| 676 | 3 Sc | 1405 |  | W | C．KH＿LAST＿MCNE | IIF LESS THAN EUF＿S2 EVTES LEFt |
| 674F | crecte | 1400 |  | CALL | Meve＿EYTES |  |
| －7LIF | 1 FFe． | 1410 |  | 相 | XE＿MCNE＿LCOP |  |
| ． 7 EO | 1＊ | 1411 | XE＿LAST＿MOVE | And | HL，DE |  |
| ．751 | EF | 1412 |  | EX | DE，HL |  |
| 7E | criscos | 1413 |  | C．ALL | MOME．PVTES |  |
| 67E＊ | EF | 1414 |  | EX | DE．HL |  |
| ． 756 | LSMEO． | 1415． |  | L |  |  |
| $6.7 \mathrm{E}^{\circ}$ | 14680.91 | 1416 |  | LIt | H．（ $1 \mathrm{X}+\mathrm{EQF}$＿PTE＋1） |  |
| 67 EC | $1{ }^{\circ}$ | 1417 |  | Ang | H．DE | IML－PLF＿PTR＋EMF＿SZ |
| C．7EL | F | 1418 |  | LIT | SP，He | PRESTORE STACT FOINTEF |
| 6.7 EE | AF | 1419 | XE－EXIT | xow | A | －Retlum coue for successful cownletion |
| 6．7EF | 14210060 | $14 \% 0$ |  | LI＇ | 1x． 0 |  |
| 6．75 | DL3 ${ }^{5}$ | 1421 |  | abl | Ix，SF |  |
| 6rs | CLIAAS＊ | 1422 |  | CALL． | RESTORE＿STATUS | IRESTORE STATE ANU RETUFN ZEROS CCHIE |


| 6758 | 0 CL 23 | 1423 |  | IN: | IX |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6.7FA | IuFs | 1424 |  | Lt | SF. IX |  |
| 375 C | $E 1$ | 1425 |  | POP | H2 | IRESTORE REGS |
| 67 FLI | [1] | 1426 |  | FCF | te |  |
| 6.7FE | $C 1$ | 14.27 |  | FOF- | NC |  |
| $67 F 5$ | F1 | 1426 |  | FGF | AF |  |
| A00\% | WIEI 1 | 1420 |  | POP | $1 \times$ | -CLEAN LF. Parms |
| 6 SO | WLET | 1430 |  | EX | (SF). IX |  |
| 6804 | UDE 1 | 1431 |  | PGF | 1 x |  |
| 6-946 | LIE 3 | 1482 |  | EX | (SP). IX |  |
| 6-603 | DCE: | 1433 |  | POP | $1 \times$ |  |
| CECA | CUET: | 1434 |  | EX | (SF). $1 x$ |  |
| CRuc | DLEI | 1435 |  | POP | 1 X |  |
| CSCE | LIES 3 | 1436 |  | EX | (SP), IX |  |
| 6E10 | UDE 1 | 1437 |  | POH | 1 X |  |
| 6E12 | LUE'3 | 143 3 |  | EX | (SP), 1X |  |
| **14 | C9 | 1439 |  | RET |  |  |
|  |  | 1440 | 1 |  |  |  |
|  |  | 1441 | 1 |  |  |  |
|  |  | 1442 | - GMTO_EKT_INIT | (AIGME: | H2) |  |
|  |  | 1443 | ! |  |  |  |
|  |  | 1444 | : |  |  |  |
| 6815 | 1H01 | 144\% | WH17 O-E T | 10 - | $1 \%$ | 2 IRASH ILIJ Allw |
| 6817 | F5 | 1446 |  | PUSH | AF |  |
| 4-818 | DEFF | 1447 |  | IN | A, (MPEXFT) |  |
| 6819 | CPFF | 1448 |  | SET | 7. $A$ |  |
| 6815 | D3FF | 1444 |  | OUT | (MREXPT). A |  |
| CEIE | 3EO1 | 1450 |  | LD | A. 1 |  |
| 68.20 | DSF4 | 1451 |  | OUT | (LKHSPT). A |  |
| 6622 | F1 | 1452 |  | PrF: | ar |  |
| 6823 | E. | 1459 |  | $\mathcal{M}$ <br> EN[I | (14.) |  |




APPENDIX B<br>System Variables Definition File

2068 HOME ROM
TS2000 HOME ROM BASIC
LOC OBJ CODE H STMT SOURCE STATEMENT

ASM 5.9

```
*EJECT
*INCL SYSVAR
*PAGESIZE }5
RST: MACRO #ROUT
            RST #ROUT
            ENDM
ASSERT: MACRO MCOND
            COND .NOT. (MCOND)
            ERROR IN ASSERTION #COND
            ENDC
            ENDM
; SYSTEM VARIABLES
L_LEN EQU 32 CHARS PER LINE ON THE DISPLAY
TV_LNS: EQU 24 : NO. OF LINES ON TV SCREEN
D_FILE: EQU 4000H: ADDRESS OF DISPLAY FILE
ATTRS: EQU D_FILE+L_LEN*TV_LNS*B SCREEN ATTRIBUTES
PRBUFF: EQU ATTRS+TV_LNS*L_LEN PRINTER BLIFFER
    ASSERT PRBUFF.AND.OFFH=O
    COND . NOT. (PRBUFF. AND. OFFH=O)
    ERROR IN ASSERTION PRBUFF.AND.OFFH=O
    ENDC
```



| 106 | DATADD: | EOU | NXTLIN+2 |
| :---: | :---: | :---: | :---: |
| 107 | E_LINE | EQU | DATADD +2 |
| 108 | K_CUR: | EQU | E_LINE+2 |
| 109 | CH_ALD | EQU | k_CUR+2 |
| 110 | X_PTR | EQU | CH_ADD +2 |
| 111 |  |  |  |
| 112 | WORKSP: | EQU | X_PTR + 2 |
| 113 | STKBOT: | EQU | WORKSSP+2 |
| 114 | STKNXT: | EQU | STKBOT +2 |
| 115 | STKEND: | EQU | STKNXT |
| 116 |  |  |  |
| 117 | BFEG: | EQU | STKEND+2 |
| 119 | MEM: | EQU | BREG + 1 |
| 119 | FLASE2: | EQU | MEM+2 |
| 120 | ALOS: | EQU | 0 |
| 121 | PRLEFT: | EQU | 1 |
| 122 | L_STR: | EQU | 2 |
| 123 | CAPS_L: | EQU | 3 |
| 124 | RETPOS: | EQU | 4 |
| 125 | DELREP: | EQU | 5 |
| 126 | DF_SZ | EQU | FLAOS2+1 |
| 127 | S_TOP | EQU | DF_SZ+1 |
| 128 | OLDPPC | EQU | S_TOP +2 |
| 129 | 0SPPC: | E.QU | OLDPPC+2 |
| 130 | FLAOX: | EQU | 0SPPC+1 |
| 131 | FLEX: | EQU | 0 |
| 132 | UNFND: | EQU | 1 |
| 133 | INPLN: | EQU | 5 |
| 134 | ; NO: | EQU | 6 |
| 135 | LINPLN: | EQU | 7 |
| 136 | STRLEN: | EQU | FLAOX + 1 |
| 137 | T_ADDR | EQU | STRLEN +2 |
| 138 | SEED | EQU | T_ADDR+2 |
| 139 | FRAMES: | EQU | SEED+2 |
| 140 | FRAME2: | EQU | FRAMES +2 |
| 141 | UDG: | EQU | FRAME2+1 |
| 142 | COOROS: | EQU | UDG+2 |
| 143 |  |  |  |
| 144 | P_POSN: | EQU | COORDS +2 |
| 145 | PR_CC: | EQU | P_POSN+1 |
| 146 | ECHO_E: | EQU | PR_CC+2 |
| 147 | DF_CC | EQU | ECHO_E+2 |
| 148 | DFCCL: | EQU | DF_CC+2 |
| 149 | S_POSN | EQU | DFCCL +2 |
| 150 | SPOSNL: | EQU | S_POSN+2 |
| 151 | SCR_CT: | EQU | SPOSNL+2 |
| 152 | ATTR_P: | EQU | SCR_CT+1 |
| 153 | FOREO: | ECU | 0 |
| 154 | Blue: | EQU | 0 |
| 155 | RED: | EQU | 1 |
| 156 | OREEN: |  | EOU 2 |
| 157 | BACKG: | EQU | 3 |
| 158 | BLUEB: | E | Q1 3 |
| 159 | REDE: | ...- E | 2U. 4 |
| 160 | OREENB | $3:$ EC | OU 5 |
| 161 | HILITE | EQU | 16 |
| 162 | FLASH: | EQU | J 7 |
| 163 | MASK_P: | EQU | ATTR_P+1 |
| 164 |  |  |  |
| 165 | ATTR-T! | EQU | MASK_P+1 |
| 166 | MASK_T: | EOU | ATTR_T+1 |
| 167 | P_FLAG: | EDU | MASK_T+1 |
| 168 |  |  |  |
| 169 | XOR_CH | EQU | 0 |
| 170 | INV_CH: | : EQU | 2 |
| 171 | F_CE: | EQU | 4 |
| 172 | B_CF: | EQU | 6 |
| 173 | MEMEOT: | EQU | P_FLAG+1 |
| 174 | NMI ADD: | EQU | MEMBOT + 30 |
| 175 | RAMTCP: | EQU | NMIADD+2 |
| 176 | P_RAMT: | EQU | RAMTOP+2 |




| 250 | RUB_CC: | EQU | OCH | ; | RUBOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 251 | CR_CC: | EQU | ODH | ; | CARRIAGE RETURN (NEWLINE) |
| 252 | NL: | Equ | CR_CC |  | CARRIAgE RETURN (NEWLINE) |
| 253 | Slug: | Equ | OEH | : | frecedes s bytes of slug |
| 254 | FORECC: | EQU | 1 OH | ; | FOREGROUND |
| 255 |  |  |  | ; | THE CONTRGL CHARS FGR FORE, BACK, FLASH, FIPIGHI, |
| 256 |  |  |  | 1 | INVERT \% OVER ARE CONSECUITIVE IN THAT nfrif:. |
| 257 | AT_CC: | EQU | 16 H | 1 | PRINT AT * OLI |
| 258 | TAB_CC: | EQU | 17H | 1 | PRINT TAB |
| 259 |  |  |  |  |  |
| 260 |  |  |  | CONTROL | CHARACTERS (RECEIVELI FROM KEYEOARI') |
| 261 |  |  |  |  | CHaracters (received from keyroari) |
| 262 | STY_KC: | Equ | 0 | ; | STEADY |
| 263 | FSH_KC: | EQU | 1 | 1 | FLASH |
| 264 | LOL_KC: | EQU | 2 | 1 | LOWL IOHT |
| 265 | HIL_KC: | EQU | 3 | ; | HIGHL IGHT |
| 266 | NLV_KC: | EQU | 4 | ; | NORMAL VIDEO |
| 267 | INV_KC: | EQU | 5 | ; | INVERSE VIDEO |
| 268 | CSL_KC: | EGU | 6 | 1 | CAPS SHIFT LOCK TOGGLE |
| 269 | TM_KC: | EQU | OEH | , | TOKEN MODE |
| 270 | GRM_KCI | EQU | OFH | 1 | GRAPHICS MODE |
| 271 | FO_KC: | EQU | 10 H | ; | FOREGROUND BLACK |
| $\begin{aligned} & 272 \\ & 273 \end{aligned}$ | BG_KC: | Equ | 18H | - | BACKGROUND ELACK |
| 274 | SPACE: | Equ | , |  |  |
| 275 | Quote | EQU | m- | ! | STRINO QUOTE |
| 276 | DOLLAR | EQU | ' | 1 | dollar sion |
| 277 | COLON: | EQU | ': |  |  |
| 279 | CCImma | EQU | , |  |  |
| 279 | KET | EQU | ')' |  |  |
| 228 | ; RESTARTS |  |  |  |  |
| 227 |  |  |  |  |  |
| 228 |  |  |  |  |  |
| 229 | ERROR: | EQU | 8 |  |  |
| 230 | WRCH: | EQU | 16 |  |  |
| 231 | IGN_SP: | EQU | 24 |  |  |
| 232 | NXT_IS: | EQU | 32 |  |  |
| 233 | CALCTR: | EQU | 40 |  |  |
| 234 | COPYUP: | EQU | 48 |  |  |
| 235 |  |  |  |  |  |
| 236 | NOSI 2 E | EQU | 5 | ; | * Of bytes in a floating point number |
| 237 | DIGIT | EaU | '0' | 1 | DIGIT+N IS CODE FOR DIGIT N |
| 238 | LETTER | EGU | 0 | 1 | LETTER+'ALPHA' IS CODE FOR LETTER ALPHA |
| 239 | DEBDEL: | EQU | 5 | 1 | NO. CONSECUTIVE TIMES KB SWITCH FOUJND OPEN BEFORE |
| 240 241 |  |  |  | 1 | KEY RECKONED RELEASED. |
| 242 | :CONTROL CHARACTERS (AFPEARING ON STREAM) |  |  |  |  |
| 243 |  |  |  |  |  |
| 244 | COM_CC: | EQU | 6 | 1 | PRINT COMMA |
| 245 | EDT_CC: | EQU | 7 | - | EDIT |
| 246 | ES_CC: | EQU | 8 | ! | BACKSPACE (CURSOR LEFT) |
| 247 | CRT_CC: | EQU | 9 | ; | CURSOR RIGHT |
| 248 | CD_CC: | EQU | OAH | - | CURSOR diown |
| 249 | $\mathrm{Cu}_{-} \mathrm{CC}:$ | EQU | ОВН | ; | CURSOR UP |
| 250 | RUB_CC: | Eau | OCH | ; | RUBOUT |
| 251 | CR_CC: | EQU | ODH | - | CARRIAOE RETURN (NEWLINE) |
| 252 | NL: | EQU | CR_CC |  |  |
| 253 | SLUO: | Equ | OEH | ; | PRECEDES 5 bytes of slug |
| 254 | FORECC: | EQU | 1 OH | ; | FOREGROUND |
| 255 |  |  |  | 1 | THE CONTROL CHARS FGIR FORE, BACK, FLASH, ERICHT, |
| 256 |  |  |  | 1 | INVERT \& OVER ARE CONSECUTIVE IN THAT ORDER. |
| 257 | AT_CC: | EQU | 16 H | 1 | PRINT AT |
| 258 | TAB_CC: | EQU | 17H | 1 | PRINT TAB |
| 259 |  |  |  |  |  |
| 260 | : CONTROL |  |  |  | CHARACTERS (RECEIVED FROM KEYBOARI) |
| 261 |  |  |  |  |  |
| 262 | STY_KC: | EQU | 0 | - | steady |
| 263 | FSH_KC: | EQU | 1 | - | FLASH |
| 264 | LOL_KC: | EQU | 2 |  | LOWLIOHT |
| 265 | HIL_KC: | EQU | 3 | ; | HIGHLIOHT |
| 266 | NLV_KC: | EQU | 4 | ( | Normal video |
| 267 | INV_KC: | EQU | 5 | : | inverse video |


| 268 | CSL_KC: | EQU | 6 | 1 | CAPS SHIFT LOCK TOOOLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 269 | TM_KC: | EQU | OEH | 1 | TOKEN MODE |
| 270 | GRM_KC: | EQU | OFH | 1 | GRAPHICS MODE |
| 271 | FO_KC: | EQU | 10 H | 1 | FOREGROUND BLACK |
| 272 | BG_KC: | EQU | 18H | 1 | BACKGROUND ELACK |
| 273 |  |  |  |  |  |
| 274 | SPACE: | EOU | $\cdots$ |  |  |
| 275 | QUOTE | EQU | -n* | 1 | STRINO MUOTE |
| 276 | DOLLAR | EQU | ' ${ }^{\text {¢ }}$ | 1 | DOLLAR SIGN |
| 277 | COLON: | EQU | - |  |  |
| 278 | COMMA | EQU | ', ' |  |  |
| 279 | KET | EQU | ')' |  |  |
| 280 | BFA | EQU | '1' |  |  |
| 281 | GT: | EQU | - |  |  |
| 282 | MINUS | EQu | --1 |  |  |
| 283 | EQUAL | EQU | '\#' |  |  |
| 284 | PLUS: | ECU | '+' |  |  |
| 285 | STROKE: | EQU | -1/ |  |  |
| 286 | POWER: | EOU | A10 |  |  |
| 287 | POINT: | EQU | . ${ }^{\prime}$ |  |  |
| 288 | SHARP: | EQU | 5 FH | 1 | PRESTEL CODE FOR - $0^{\prime}$ |
| 289 | STD_GR: | EQu | 8 OH | , | $15 T$ STANDARD GRAPHIC |
| 290 | UD_GR: | EOU | 904 | 8 | $15 T$ USER-DEFINED GRAPHIC |
| 291 |  |  |  |  |  |
| 292 | STOKENS |  |  |  |  |
| 293 |  |  |  |  |  |
| 294 | TOKO: | EQU | OASH | 1 | $15 T$ TOKEN |
| 295 | FNDTOK: | EQU | OASH | 1 | 'RND' |
| 296 | INKEY: | ECU | OAGH | 1 | - INKEY\$ |
| 297 | PI: | EQU | OA7H | 1 | 'PI' |
| 298 | FN_TK: | EQU | OAEH | 1 | 'FN' |
| 299 | PNT_TK: | ECU | OASH | 1 | 'POINT' |
| 300 | SCRNTK: | EQU | OAAH | 1 | 'SCREEN* |
| 301 | ATTRTK: | EQu | OABH | - | 'ATTRT' |
| 302 | AT: | EQU | OACH | 1 | 'AT' |
| 303 | TOK_FN: | EQU | FN_TK | 1 | 1ST TOKEN TO REQUIRE A SPACE AFTER |
| 304 | TAB: | EQU | OADH | 1 | 'TAB' |
| 305 | VALSTK: | ECU | OAEH | 1 | 'VAL ${ }^{\prime}$ |
| 306 | LO_MON: | EQU | OAFH | , | TOKEN FOR $15 T$ MONADIC OPTR AFTER VAL ${ }^{\text {S }}$ (CODE) |
| 307 | BIN_TK: | EQU | OC4H | 1 | 'BIN' |
| 308 | OR_TK: | EGU | OC5H | 1 | -OR' NB THE TOKENS FOR OR, AND, < |
| 309 |  |  |  | - | CONSECUTIVE IN ..THAT ORDER. |
| 310 | LINETK: | ECU | OCAH | 1 | 'LINE' |
| 311 | THEN: | EOU | OCBH | 1 | 'THEN' |
| 312 | TO: | EOU | OCCH | 1 | - TO' |
| 313 | STEP: | EQU | OCDH | 1 | 'STEP' |
| 314 | DEF..TK: | EQU | OCEH | 1 | ' DEF' |
| 315 | MIN_KWE | EQU | DEF_TK | 1 | 1ST.. TOKEN THAT IS A KEYWORD RATHER THAN-OPERATOR |
| 316 | CAT-TK: | ECU | OCFH | 1 | 'CAT' |
| 317 | FORMTK: | ECU | ODOH | 1 | 'FORMAT' |
| 318 | MOVETK: | EOU | ODIH | 1 | 'MOVE' |
| 319 | DEL_TK: | EOU | OD2H | 1 | 'DELETE |
| 320 | OPN.TK: | ECU | OD3H | 1 | 'OPEN' |
| 321 | CLOLTK\& | ERUL | ODAH | 1 | CClose |
| 322 | MGE-TK: | Eav | 00554 | 1 | 'MERGE' |
| 323 | VFY_TK8 | EOU | 006H | 1 | - VERIFY |
| 324 | BEEPTK: | EOU | OD7H | 1 | 'BEEP' |
| 325 | ARC_TK: | EQU | OD8H | 1 | 'ARC' |
| 326 | FGTOK: | EOU | OD9H | 1 | -FOREOROUND' NB THE TOKENS FOR FGRE, BACK, FLASH, |
| 327 |  |  |  | 1 | BRICHT. INVERT \& OVER ARE CONSECUTIYE IN THAT |
| 328 |  |  |  | 1 | ORDER. |
| 329 | INVTOK: | EQU F | FGTOK+5 | \% | - INVERT |
| 330 | OUT_TK: | EQU | ODFH | 1 | -OUT |
| 331 | LPR_TK: | EQU | OEOH | 2 | 'LPRINT' |
| 332 | LL_TK: | EQU | OEIH | 1 | 'LLIST' |
| 333 | STOPTK: | EQU | OE2H | ; | 'STOP' |
| 334 | READTK: | EQU | OESH | 1 | 'READ' |
| 335 | DATATK: | EQU | OE4H | ! | 'DATA' |
| 336 | RESTTK: | ECU | OESH | 1 | 'RESTORE' |
| 337 | NEXTOK | EQU | OF3H | 1 | ' NEXT' |
| 338 | DUMPTK: | EQU | OFFH | 1 | 'COPY' |
| 339 |  |  |  |  |  |
| 340 | BORDPTE | EOU | OFEH | 1 | OUTPUT PQRT FOR SETTING BORDER COLOUR |



| 413 | ABS: | EQu | SGN+1 | ( (ABSOLUTE) T $\rightarrow$ \T |
| :---: | :---: | :---: | :---: | :---: |
| 414 | PEEK: | EQU | ABS +1 | : $T \rightarrow$ PEEK $T$ |
| 415 | IN: | Equ | PEEK+1 | :T $\rightarrow$ IN T |
| 416 | USR: | EQU | IN+1 | IT $\rightarrow$ U USR T |
| 417 | STR: | EQU | USR+1 | IT $\rightarrow$ STR* T |
| 418 | CHR: | EQU | STR+1 | [ $\mathrm{T} \rightarrow$ CHR ${ }^{\text {c }}$ T |
| 419 | NOT: | EQU | CHR+1 | : $T \rightarrow$ BOOLEAN ( $T=0)$ |
| 420 | 2ERO?: | EQU | NOT |  |
| 421 | DUP: | EQU | NOT+1 | ( ${ }^{\text {dUPLLICATE) } T \rightarrow \text { T, }}$ |
| 422 | INTDIV: | EQU | DUP+1 | ( ${ }^{\text {(INTEOER DIUISION) S.T -> S MOD T, INT(S/T) }}$ |
| 423 | Mup: | EQU | INTDIV+1 | PPROGRAMHE CONTROL - RELATIVE JUMP BY FOLLOWING byte |
| 424 | LITERAL | EQU | UMP+1 | STACKS FOLLOWING NUMBER. |
| 425 | LOOP: | EDU | LITERAL+1 | ILIKE ZILOG DJNZ |
| 426 | Minus?: | EQU | LOOP+1 | IT $\rightarrow$ BOOLEAN ( $T<0$ ) |
| 427 | PLUS?: | EQU | MINUS?+1 | [ $T \rightarrow$ BOOLEAN (T $>0$ ) |
| 428 | QUIT: | EQU | PLUS? +1 | RETURNS CONTROL TO 280 |
| 429 | anale: | EQu | OUIT+1 | IT $\rightarrow$ Y WHERE $-1<\left(\begin{array}{l}\text { ¢ }\end{array}\right.$ |
| 430 |  |  |  | - MEMORY O : $=$ TRUE IF $T$ IN 2ND OR 3RD QuAdRANT |
| 431 | TRUNC: | EQU | ANGILE+1 | : (TRUNCATE) T $\rightarrow$ INTEGER TRUNCATITIN OF T TOWARDS 0. |
| 432 | xEGTB: | EQU | TRUNC+1 | ;EXECUTES (BREG) AS A CALCULATOR INSTRIJCTION |
| 433 | XEY: | EQu | XEQTB+1 | :S,T $\rightarrow$ S * 10**T |
| 434 | FLOAT: | EQU | XEY+1 | : $T$ FORCED INTO FLOATING POINT FORM |
| 435 |  |  | : THE FOLLOWING COMMANDS have added to them an operand. N. |  |
| 436 |  |  |  |  |
| 437 |  |  |  |  |
| 438 | CBSV: | EQU | 8 OH | ; SUMS $N$ TERMS OF CHEBYSHEV SERIES (SEE CRSV). |
| 439 | CONST: | EQU | $\mathrm{CBSV}+2 \mathrm{OH}$ | ; (CONSTANT) $T \rightarrow$ T, NTH CALCULATOR CONSTANT |
| 440 | Minusi: | Eau | CONST+6 | PCALCTR CONSTANT EQUAL TO -1 |
| 441 | COPY: | EQU | CONST +2 OH | ; $T \rightarrow$ T: T COPIED TO NTH CALCLLATOR MEMORY |
| 442 | MEMORY: | EQU | COPY +20 H | IT $\rightarrow$ T, CONTENTS OF NTH CALCULATOR MEMORY |
| 443 |  |  |  |  |
| 444 | OP_TK: | EQU | LO_MON-LO_MON ITSEN FOR MONADIC OPTR C IS OP_TK+C |  |
| 445 | HI_MON: | EQU | OP_TK+CHR | : TOKEN FOR LAST MONADIC OPTR EXCEPTING NOT |
| 446 | MONOP: | ERU | LO_MON. OR. OCOH | IOPERATION CODE FOR LO_MON, TOP 2 日ITS SET. |
| 447 | LONOMO: | EQU | OP_TK+SIN | ( TOKEN FOR 1ST (NUMBER) NUMBER OPTR AFTER - |
| 448 | HINOMO: | EQU | OP_TK+USR | ( TOKEN FOR LAST (NUMBER) NUMBER OPTR |
| 449 |  |  |  |  |
| 450 | *LIST ON |  |  |  |

## APPENDIX C

The entirety of Appendix C (pages 158 to 287 ) has been excluded primarily because of its length and because of the poor print quality. My OCR software would not accept it and including these pages as images would unacceptably expand the girth of this file.

Appendix C-1: Assembly source to support the 64 column mode Appendix C-2: Assembly source to support 80 columns in the 64 column mode Appendix C-3: Assembly source to support 40 columns in the 32 column mode Appendix C-4: Assembly source to support the dual screen mode Appendix C-5: Assembly source for sprite graphics in the 32 column mode

Much of this software is still bugged. Appendix C-5 was debugged and eventually released as "Sprites 2068" by a third party. Timex of Portugal also released "Basic 64" which supported 64, 80, 128 column text and BASIC graphics commands (CIRCLE, DRAW, etc.) in the 64 column mode, though written for the TC2048 and therefore must be run using a Spectrum emulator on the TS2068. A third party released OS64 on cartridge, an expansion to BASIC that allowed it to operate in the 64 column mode.


## APPENDIX D

TS2068 PCB Assembly and Schematic Diagram

The following Appendix contains the PCB Assembly Drawing, the PCB Parts List, and PCB Schematic Diagram (a "fold-out" page located just inside the back cover). The Table below contains some corrections to the Schematic Diagram.

```
***TS2068 PCB Schematic Diagram Corrections***
```

Page 34 of the Technical Manual shows pin 9 of the joystick ports grounded as it should be. The traces were left off the TS2068 PCB.
VRI: U3-33 goes to VRl/Q5
Q4: Connect base to R55/R54
Solder dots on horizontal lines below keyboard:
U12-4 to U3-65 ( $\overline{\mathrm{WR}}$ )
U12-5 to U3-66 (MREQ)
u5: U5-2 to U3-38 (A7R not A7RB)
Pl: Pl-4B +15V (not -15 V )
u21:



T82088 PC BOARD COMPONENT LAYOUT

| DESCRI PTI ON | COMPONENT DESI GNATI ON | $\begin{gathered} \text { QY } \\ \text { PER ASSY } \end{gathered}$ | COMMENTS |
| :---: | :---: | :---: | :---: |
| . (Fabrication and Artwork) |  |  | REV 3A |
| CAP. 0.1 uf, Ceranic, Axi al | $\begin{aligned} & C 2,7,9,16,24,30 \\ & 31,34,35,37,39,43 \end{aligned}$ | 23 | - 20 +80\% or GM |
| TEMP ZちU | $\begin{aligned} & 44,48,49,50,51,52 \\ & 53,54,55,56,57 \end{aligned}$ |  |  |
| CAP. 0.01 uf, Cerami c, Axi al | $\begin{aligned} & \text { C11, 12, 14, 33, } 61 \\ & 62,68,69 \end{aligned}$ | 8 | $-20+80 \% \text { or GMV }$ |
| CAP. 0. 001 uf, Ceramic, Axi al | C8, 45, 46, 47 | 4 | $\begin{aligned} & -20+80 \% \text { or } \mathbf{G M} \\ & \text { TEMP } \mathbf{5 Z U} \end{aligned}$ |
| CAP. 0. 047 uf, Ceramic, Axi al | c10, 15, 74, 75 | 4 | $\begin{aligned} & -20+80 \% \text { or GMV } \\ & \text { TEMP Z5U } \end{aligned}$ |
| CAP. 20pf Ceramic Axi al | C23 | 1 | $\begin{aligned} & -20+80 \% \text { or } G M \\ & \text { TEMP Z5U } \end{aligned}$ |
| CAP. 39pf Ceramic Axi al | c20 | 1 | NPO |
| CAP. 43pf Ceranic Axi al | CI 9 | 1 | NPO |
| CAP. 56pf Ceramic Axi al | C25 | 1 | NPO |
| CAP. 75pf Ceramic Axi al | C32 | 1 | NPO |
| CAP. 120pf Cerami c Di sc | $\begin{aligned} & \text { C59, 63, 64, 65, } 72 \\ & 73 \end{aligned}$ | 6 | $\begin{aligned} & -20+80 \% \text { or } \mathbf{G M} \\ & \text { TEMP Z5U } \end{aligned}$ |
| CAP. 470uf, 25V AL El ectroIytic Axial | c3 | 1 |  |
| CAP. 1 uf, 16V MIN AL El ectroIytic Axial | c21 | 1 |  |
| CAP. 47 uf, 16V MIN AL El ectrol ytic Axi al or Radial | c41 | 1 |  |
| CAP. 1000 uf, 12V MIN AL El ectrol ytic Axi al | c40 | 1 | LOW ESR |
| CAP. 1000 pf, 50V MIN FILM MLAR | C36 | 1 | H-20\% |
| CAP. 100 uf, 10 V MIN AL El ectrolytic Axial | C58, 67 | 2 |  |
| CAP. 6-50 pf, TRI M ER | C5, 18 | 2 | NPO |
| CAP. 0.47 uf Ceramic Axi al | C60 | 1 | $\begin{aligned} & -20+80 \% \text { or GMV } \\ & \text { TEMP Z5U } \end{aligned}$ |
| CAP. 33 uf TANTALUM | c71 | 1 | H-20\% |


| DESCRI PTI ON |  |  |  | TS2068 PARTS LIST ( conti nued) | QY <br> PER ASSY | --20 +8U\% COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COMPONENT DESI GNATI ON |  |  |
|  | 68 pf Cer | amic Axi al |  | C/ 0 | 1 | TEYP 250 20 80\% or GM |
| CAP. | 24 pf Cer | amic Axi al |  | c29, 27 | 2 | $\begin{aligned} & -20 \\ & \text { TEMP Z5U } \end{aligned} \text { or GM }$ |
| CAP. | 47 pf Cer | amic Axi al |  | C28 | 1 | $\begin{aligned} & -20+80 \text { or } G M \\ & \text { TEMP Z5U } \end{aligned}$ |
| RES. | 300 OHM | 1/4W +1-5\% | CF | R23 |  |  |
| RES. | 200 OHM | 1/4W + - 5\% | CF | R19, 50, 54, 55 | 4 |  |
| RES. | 100 OHM | 1/4W +1-5\% | CF | R58 | 1 |  |
| RES. | 240 OHM | 1/4W +1-5\% | CF | R24, 28, 56, 57 | 4 |  |
| RES. | 68 OHM | 1/4W +/-5\% | CF | R2 | 1 |  |
| RES. | 680 OHM | 1/4W +1-5\% | CF | R13 68 | 2 |  |
| RES. | 390 OHM | 1/4W +1-5\% | CF | R74' | 1 |  |
| RES. | 1K OHM | 1/4W +/-5\% | CF | $\begin{aligned} & \text { R11, 33, 34, 35, } 36 \\ & 38,42,62 \end{aligned}$ | 8 |  |
| RES. 1 | 1.5K OHM | 1/4W +/-5\% | CF | R41 | 1 |  |
| RES. 1 | 1.8K OHM | 1/4W +-5\% | CF | R29, 30 | 2 |  |
| RES. | 620 OHM | 1/4W $+1-5 \%$ | C | R52 | 1 |  |
| RES. | 2 K OHM | 1/4W +1-5\% | CF | R22 | 1 |  |
| RES. | 3K OHM | 1/4W +/-5\% | CF | R32 | 1 |  |
| RES. | 2. 2 K OHM | 1/4W +-5\% | CF | R61 | 1 |  |
| RES. | 110 OHM | 1/4W +1-5\% | CF | R53 | 1 |  |
| RES. | 510 OHM | 1/4W +-5\% | C | R69 | 1 |  |
| RES. 5 | 5. 1K OHM | 1/4W +-5\% | CF | R31 | 1 |  |
| RES. | 10K OHM | 1/4W +-5\% | CF | R 6, 40, 60, 70 | 4 |  |
| RES. | 13K OHM | 1/4W +1-5\% | CF | R26, 27 | 2 |  |
| RES. | 20K OHM | 1/4W +/-5\% | C | R44, 45 | 2 |  |
| RES | 62K OHM | 1/4W +-5\% | CF | R9, 73 | 2 |  |
| RES. I | OKK OHM | 1/4W +-5\% | CF | R15, 49 | 2 |  |
| RES. 2 | 220K OHM | 1/4W +-5\% | CF | R43 |  |  |
| RES. | 75 OHM | 1/4W +-5\% | CF | R46, 67 | 2 |  |
| RES. I | .10K OHM | 1/4W +-1\% | MF | R6 | 1 |  |
| RES. 3 | 3. 32 K OHM | 1/4W + -1\% | MF | R5 | 1 |  |
| RES. | 10K OHM | VARI ABLE. LI | NEAR | VR1. 2,3 | 3 |  |
| RES. | 330 OHM | M 0.5W +/- |  | CF R4 | 1 |  |
| RES. | 56 OHM | 1/4W +-5\% | CF | R65, 71 | 2 |  |
| RES. <br> Vir | 0. 110 OH <br> re Wbund | $\text { M } 3 W+5 \%$ |  | RI |  |  |
| RES. | 20 OHM | 1/4W + - 5\% | CF | R63 | 1 |  |
| RES. | 82 OHM | 1/4W +-5\% | CF | R64 | 1 |  |
| RES. | 22 OHM | 1/4W +-5\% | CF | R66 | 1 |  |
| RES. 6 | 680K OHM | 1/4W +-5\% | CF | R14 | 1 |  |
| RES. | 47K OHM | 1/4W +-5\% | CF | R48 | , |  |
| RES. | 390K OHM | 1/4W +-5\% | CF | R72 | 1 |  |
| RES. 6 | 6. 8 K OHM | 1/ 4W +/-5\% | CF | R12 | 1 |  |


|  | APPENDI X D <br> TS2068 PARTS LI ST ( conti nued) |  |  |
| :---: | :---: | :---: | :---: |
| DESCRI PTI ON | COMPONENT DESI GNATI ON | $\begin{gathered} \text { QTY } \\ \text { PER ASSY } \\ \hline \end{gathered}$ | COMMENTS |
| DI ODE 1 N4148 | R4,5,6, $, 8,9,10$ 11, 12, 13, 14, 15, 16 $17,18,19,20,21,22$ $23,24,25,26,27,28$ | 25 |  |
| DI ODE, Schottky I N5821 or equi val ent | CR1 |  |  |
| IC, UA 78540 NPC, Swi tchi ng Regul at or | U | 1 |  |
| IC, SCLD | u3 | 1 |  |
| I C, LM889N, Vi deo Mbdul at or | u4 | 1 |  |
| IC, 74LS244N | u5 | 1 |  |
| IC, TMS4416-15 (150NS) MDS Dynami c RAM | U6, 7 | 2 |  |
| IC, UA 78L12 Regul at or | U8 |  |  |
| IC, 74LS245 | u9, 15 | 2 |  |
| I C, 74LS157N | U Q, II | 2 |  |
| I C, TMS4416-20 (200NS) MDS Dynami c RAM | U12, 13, 17, 18 | 4 |  |
| IC,AY-3-8912, Sound Gen. and I/ O Port | u14 | 1 |  |
| IC, 23128 Mask ROM (16K X 8) | U16 | 1 |  |
| IC, CPU Z80A | u19 | 1 |  |
| IC, 2364 Mask ROM (8K X 8) | u20 | 1 |  |
| IC, 74LS00 | u21 | 1 |  |
| TRAN PNP D430 | Q | 1 |  |
| TRAN PNP 2NR907 | Q3 | 1 |  |
| TRAN PNP 2NB904 | Q7, 8 | 2 |  |
| TRAN PNP 2NR222 | ( 42 | 3 |  |


|  | APPENDI X D <br> TS2068 PARTS LI ( conti nued) |  |  |
| :---: | :---: | :---: | :---: |
| DESCRI PTI ON | COMPONENT DESI GNATI ON | QY <br> PER ASSY | COMMENTS |
| EMI Filter(Bifiler) 2. 2mh | LI |  |  |
| I nduct or 230 uh | L2 | 1 |  |
| I nductor . 33uh Axi al | L3, 4 | 2 |  |
| I nduct or . 12 uh | L6, 7 | 2 |  |
| Crystal Oscillator 14.112 Mhz | Y | 1 |  |
|  | Y2 | 1 |  |
| Switch SPDT, Rocker | SV2 | 1 |  |
| Swi tch Channel Sel ect, SPDT SI ide | SVL | 1 |  |
| Vi deo J ack Insul ation Pad |  | 1 | Under J7 |
| Jack, Ri ght Angle RCA Vi deo J ack | J 7 | 1 | Mbnit or |
| J ack, M ni Phone, EAR \& M C | J 2, 3 | 2 | Tape |
| Jack, COAX, DC Power, 2 I/2 MM Pin | J | 1 |  |
| J ack, Phono | J 8 | 1 | Assembl ed to Shi el d, R. F. |
| Connector, Cartri dge $2 \times 18$ Pin 0.1" Space | J 4 | 1 | Key bet ween Cont act 486 |
| Connector, Fl ex Cable 14 Pin | J 9 | 1 | Keyboard |
| Connector, Joystick 9-Pin Male (D Type) | J 5, 6 | 2 | J oysticks |
| Shi el d, R. F. Button Shi el d, R. F. Top |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |
| Heat Si nk | HSI | 1 |  |
| Heat Si nk I nsul ation Pad |  |  |  |




August 1985
Bob Orrfelt

TS2068 MODIFICATIONS FOR EPROMS
There are a number of errors in the TS2068 Home ROM and the Extension ROM. The errors can be corrected by using EPROMs. The following modifications are necessary:


Non-comnonent side of the pcb.
0. Remove ROMs.

1. Cut the trace between U20-26 and U20-27
2. Jumper pins 1 to 28 to 27 on each socket.


Component side of pc.b.
3. Remove the two zero ohm resistors W 1 and W 2 .
4. Cut the trace just above and to the left of hole A.
5. Add a jumper from hole A to the trace. This connects MREQ to U16 pin 22.
6. Add a jumper from hole $C$ to hole $B$. This connects $\overline{R O M C S}$ to U16 pin 20.
7. Use a 27128 (16K) EPROM for U16.
8. Use a 2764 (8K) EPROM for U20.

October 1985
Bob Orrfelt

Proposed TS2068 Home ROM Corrections and Improvements




[^0]:    TImex SInclair 2068 Technical Manual (2nd Edition), Copyright 1986 by the Tlme Designs Magazine Company. Reproduction of this document in whole or in part by any means without expressed written permission from Tlme Designs, Is prohibited by law.

    This manual was printed by Toad'l Litho Printing and Composition, Oregon City, OR 97045.

