

---

---

**OWNER'S MANUAL**

**Model 2422** *B*

**Floppy Disk Controller**

---

---



**California Computer Systems**

---

---

MODEL 2422  
MULTIMODE FLOPPY DISK CONTROLLER  
REFERENCE MANUAL

89000-02422  
Rev B

Copyright 1981

California Computer Systems  
250 Caribbean Drive  
Sunnyvale, CA 94086

Copyright 1980 by California Computer Systems

All rights reserved. No part of this publication may be reproduced in any form or by any means without express permission of California Computer Systems.

The information contained in this manual is believed to be correct at the time of publication. However, CCS assumes no liability resulting from the use of this manual.

Z-80 is a registered trademark of Zilog, Inc.  
CP/M is a registered trademark of Digital Research, Inc.

Publication History:

Revision A printed in August 1980  
Revision B printed in May 1981

## TABLE OF CONTENTS

1.0	INTRODUCTION	
1.1	General Description .....	1-1
1.2	The 2422 and System Compatibility .....	1-2
1.3	Drive Compatibility .....	1-4
1.4	Diskette Compatibility .....	1-5
1.5	Specifications .....	1-7
2.0	USER OPTIONS	
2.1	Auto Boot Option .....	2-1
2.2	PerSci Drive Options .....	2-2
2.3	Options for System/Software Compatibility .....	2-5
3.0	INSTALLATION AND OPERATION	
3.1	System Configuration .....	3-1
3.2	Drive Configuration .....	3-2
3.3	Installation .....	3-7
3.4	Operation .....	3-8
4.0	THE 2422 ROM-RESIDENT FIRMWARE	
4.1	Cold-start Entry .....	4-1
4.2	Page 0 RAM Used by Firmware .....	4-2
4.3	The Firmware Disk Routines .....	4-2
4.4	The Monitor's I/O Routines .....	4-4
4.5	The Bootstrap Loader .....	4-8
4.6	The Monitor .....	4-9
5.0	THEORY OF OPERATION	
5.1	The 2422 Registers .....	5-1
5.2	The System Interface .....	5-2
5.3	The Disk Drive Interface .....	5-6

## APPENDICES

### A.Ø PROGRAMMING INFORMATION

A.1	The 2422 Accessible Registers .....	A-1
A.2	Diskette Format .....	A-2

### B.Ø THE 1793 DATA SHEET

### C.Ø FIRMWARE LISTING

### D.Ø TECHNICAL INFORMATION

D.1	System Bus Interface .....	D-1
D.2	Drive Bus Interface .....	D-3
D.3	User Replaceable Parts .....	D-5
D.4	Assembly Drawing .....	D-7
D.5	Schematic .....	D-9

## TABLES AND FIGURES

Table 1-1	Plug-compatible Drives .....	1-1
Table 1-2	Firmware-compatible Diskette Formats .....	1-2
Table 4-1	Low RAM Locations Used by Firmware .....	4-2
Table 4-2	Disk Parameters .....	4-4
Table 4-3	Physical-to-Logical Device Assignments .....	4-3
Table 4-4	The Basic I/O Routines .....	4-6
Table 4-5	Disk Parameters after Boot .....	4-9
Table 4-6	Assign Command Codes .....	4-13
Table 4-7	Sectors per Track .....	4-18
Table 5-1	U16b Outputs .....	5-7
Table A-1	2422 Register Addressing .....	A-1
Table A-2	Control Register 1 .....	A-2
Table A-3	Status Register 1 .....	A-3
Table A-4	Control Register 2 .....	A-4
Table A-5	Status Register 2 .....	A-5
Table A-6	Bank Select Register .....	A-5
Table A-7	Single-density Diskette Format .....	A-7
Table A-8	Double-density Diskette Format .....	A-8
Table D-1	System Bus Signals .....	D-1
Table D-2	Drive Bus Signals .....	D-3
Figure 2-1	Jumper Locations .....	2-2
Figure 2-2	Jumper Configuration for PerSci Drives .....	2-3
Figure 3-1	Double-sided Diskettes .....	3-9
Figure A-1	IBM 374Ø Format .....	A-6
Figure D-1	System Bus Pinouts .....	D-2
Figure D-2	Drive Bus Pinouts .....	D-4

## CHAPTER 1

### INTRODUCTION

#### 1.1 A GENERAL DESCRIPTION ON THE 2422

CCS's 2422 Floppy Disk Controller supports single- and double-density data formats, single- and double-sided 5.25" and 8" drives, and provides 2K ROM containing software debugging routines and a bootstrap loader for loading CP/M (Digital Research's single-user operating system) from diskette. The 2422 is designed especially for use in CCS's system 2210, but provides a number of user options for compatibility with other systems and software.

The 2422 incorporates the following features:

- \* Ability to control up to four drives in any combination of single-sided or double-sided 5.25" and 8" drives.
- \* Compatibility with the IBM 3740 and System 34 standards for single- and double-density diskette formats.
- \* ROM-resident monitor program and bootstrap loader.
- \* Auto Boot option allowing CP/M to be booted in on reset.
- \* Compatibility with either Shugart or PerSci drive buses
- \* Compatibility with IEEE proposed S-100 bus
- \* A compatible version of CP/M that supports single- and double-density diskette formats in 128, 256, 512, and 1024 bytes per sector.

### 1.1.1 ROM-resident Firmware Overview

The ROM-resident firmware consists of the bootstrap loader and CCS's monitor, the MOSS 2.2 Disk Monitor. The bootstrap loader is designed to read into memory the system loader on the first sector of the system diskette and transfer control to it. The system loader in turn reads in the operating system and disables the monitor ROM, freeing its 2K of memory space. The MOSS 2.2 Disk Monitor provides routines for basic console control and software debugging and is designed to work with CCS's 2810 Z-80 CPU. Both the bootstrap loader and the monitor are described more thoroughly in Chapter 4, "The ROM-resident Firmware."

### 1.1.2 CCS's Implementation of CP/M

The 2422 is shipped with a compatible version of CP/M. CP/M is organized so that the device-dependent I/O drivers and disk routines are located in the portion of the operating system known as the BIOS (Basic I/O System). The version of CP/M on the diskette shipped with the 2422 contains a modified BIOS, called CCBIOS, which is designed to work with the System 2210. The basic principles and operation of CP/M are described in Digital Research's manual "An Introduction to CP/M Features and Facilities," while CCS's modifications and additions to CP/M are described in CCS's manual "CCS's Controller-Unique Software." Both are in your CP/M binder.

## 1.2 THE 2422 AND SYSTEM COMPATIBILITY

### 1.2.1 General

The 2422 is compatible with systems conforming to the IEEE proposed standards for the S-100 bus.

Note that the 2422 does not contain a serial I/O port. In CCS's System 2210, the serial port for the console is located on the CPU. If you do not own a 2810 Z-80 CPU, the console port must be provided by another board in your system.

### 1.2.2 Firmware Requirements

The basic system requirements for firmware compatibility are listed below. Since the monitor firmware is designed to work with CCS's 2810 CPU, systems with a 2810 CPU configured as described in Section 3.1 meet requirements 2, 3, and 4 below.

1. Both the Monitor and bootstrap loader require that roughly 256 bytes of low RAM (0000h-00FFh) be available on system reset. In addition, memory sharing the ROM's address space (F000h-F7FFh) should be capable of being disabled or overlaid when the ROM is being accessed. See Section 3.1 for information on configuring your system memory.
2. The ROM-resident firmware requires a Z-80 CPU, since the firmware uses the Z-80 instruction set. The Z-80's instruction set contains 80 more instructions than the 8080's. Most of the Z-80 special instructions are condensations of several 8080 instructions into one instruction; owners of an 8080 CPU could thus expand the Z-80 instructions into their 8080 equivalents should they wish to use the ROM firmware. However, some monitor routines will have to be pared down or eliminated, since an 8080 version of the firmware will require more space. Modifying the firmware involves programming a user-supplied 2716-type ROM with the revised software and replacing the original ROM with the newly-programmed ROM.
3. In order for the ROM firmware to be accessed automatically on power-on or reset, you must have a power-on jump circuit somewhere in your system set to force the CPU to address F000h on system reset.
4. The console I/O routines in the Monitor firmware are designed to drive the 2810 CPU's serial port. If you do not have a 2810 CPU and wish to use the Monitor, you will have to modify the console driver routines. Section 4.4.3 contains instructions on how to do so. The bootstrap loader does not use the console I/O routines; thus if you use the 2422 in the AUTO BOOT mode (Section 2.1) in which only the bootstrap loader is accessed, the ROM firmware does not need to be modified.



### 1.2.3 Operating System Requirements

Your system must meet the following requirements to be compatible with CCS's controller-unique version of CP/M.

1. CP/M requires 20K of continuous RAM, starting at 0000H. CCS's distribution version is configured for 20K systems, but can be reconfigured for systems with larger memory: see MOVCPM in the Controller-Unique Software manual.
2. The system loader, CCBOOT, contains Z-80 unique instructions and thus requires a Z-80 CPU. Owners of an 8080 CPU must translate the Z-80 instructions into 8080 instructions. CCBOOT also requires a 4 MHz system clock to read double-density system diskettes. CCS's customized BIOS, CCBIOS, is both 8080 and Z-80 compatible.
3. Like the firmware console driver routines, the console driver routines in CCBIOS drive the 2810 CPU's serial port. If you are using a different CPU, you must alter the console I/O routines as described in Application Note 1 of the CCS Controller-Unique Software manual.

## 1.3 DRIVE COMPATIBILITY

### 1.3.1 General

The 2422 is designed to control soft-sectored floppy disk drives and to be plug-compatible with Shugart-type or PerSci drives. As shipped, the 2422 is configured for Shugart-type drives. The following table lists some of the drives which are compatible with Shugart drives:

8"	5.25"
Shugart SA800 or 850	Shugart SA400 or SA450
Memorex 550 or 552	MPI 51 or 52
Qume DataTrak 8	MPI 91 or 92
Seimans FDD 100-8 or 200-8	Tandon TM 100
Remex 2000 or 4000	

Table 1-1 Plug-compatible Drives

Owners of PerSci drives will have to make the cut-and-jumps described in Sections 2.2.1 through 2.2.6 before the 2422 is plug-compatible with their drives.

All drives contain user options, some of which support daisy-chaining two more drives together. See Section 3.2 on configuring drives.

### 1.3.2 Firmware/Operating System Requirements

The bootstrap loader/monitor firmware should work with most of the drives listed above, since the basic disk parameters for any read or write operation (track number, single or double-sided drive, etc.) must be specified by the user before each operation. A few drive models, however, may need a faster step rate than specified in the firmware, thus requiring a modification of the firmware (firmware step rates are 30ms for 5.25" drives and 10ms for 8" drives). Refer to Section 4.4.3 for instructions on altering the step rates.

The basic disk parameters in CCS's BIOS are fixed, limiting the type of drives that can be used with the operating system. The basic disk routines in CCS's BIOS are designed for Shugart-type single- or double-sided 8" drives with 77 tracks per side and Shugart-type single-sided 5.25" drives with 35 tracks per diskette. The number of tracks per side for the 8" drives is currently an industry standard; however, the number of tracks on 5.25" drives may vary. Should you own a drive with a different number of tracks, or wish to implement double-sided 5.25" drives, see the Application Notes in the Controller-Unique Software manual.

In addition, the CCS firmware/software also requires that certain drive options be enabled/disabled. Section 3.2 contains general instructions on drive configuration, as well as specific examples.

## 1.4 DISKETTE COMPATIBILITY

### 1.4.1 General

The disk controller chip used by the 2422, Western Digital's FD1793, reads and writes diskettes which: 1) conform to the IBM 3740 format for single-density diskettes or to the IBM System 34 format for double-density diskettes; and

2) contain 128, 256, 512, or 1024 bytes per sector. Although the IBM standards were designed for 8" diskettes only, the 1793 will read 5.25" diskettes whose formats are adapted from the standards. Some minor variations from these standards are allowed; if you will be writing your own software for the 2422, review the format specifications in the 1793 data sheet in Appendix B. Please note that the 1793 cannot read diskettes formatted by the 1771 disk controller chip, although the 1771 can read diskettes formatted by the 1793.

#### 1.4.2 Firmware/Operating System Requirements

The following table shows the diskette formats supported by the ROM-resident firmware:

SIZE	DATA DENSITY	BYTES PER SECTOR	SECTORS PER TRACK
5.25	Single	128	18
5.25	Single	256	10
5.25	Single	512	5
5.25	Double	256	18
5.25	Double	512	10
5.25	Double	1024	5
8.00	Single	128	26
8.00	Single	256	15
8.00	Single	512	8
8.00	Double	256	26
8.00	Double	512	15
8.00	Double	1024	8

Table 1-2 Firmware-compatible Diskette Formats

CCS's version of CP/M additionally supports single-density diskettes formatted in 1024-byte sectors and double-density diskettes formatted in 128-byte sectors. (Refer to Table 2-1 in the manual "CCS's Controller-Unique Software.") The first track (Track 00) of any diskette MUST be formatted in 128-byte, single-density sectors. CCS's utility program CCSINIT automatically formats the first track of any diskette in 128-byte single-density sectors. Note that CCSINIT supports only those formats shown in Table 1-2 above; it does not support the additional formats supported by the operating system.

## 1.5 SPECIFICATIONS

## DRIVE INTERFACE CHARACTERISTICS

Type Drives:	Single- or double-sided 5.25" drives Single- or double-sided 8" drives
Number of Drives:	Four maximum of any type or combination
Drive Bus:	8"--Shugart SA850-type Reconfigurable for PerSci 277/299 5.25"--Shugart SA450 type
Compatible Disks:	Single-density, IBM 3740 format Double-density, IBM System 34 format 128, 256, 512, 1024 bytes per sector

## SYSTEM INTERFACE CHARACTERISTICS

System Bus	S-100, compatible with proposed standards IEEE Task 696.1
Firmware	MOSS 2.2 Disk Monitor/Bootstrap Loader

## PHYSICAL SPECIFICATIONS

Disk Controller	Western Digital's FD1793
Memory	2316-type 2K ROM Replaceable with a user-programmed 2716
Power Requirements	+8 volts @ .800 amps +16 volts @ .050 amps
Dissipation	less than 8 watts
Environmental	0 to 70 degrees Celsius 0 to 90% noncondensing

## CHAPTER 2

### USER OPTIONS

The 2422 is shipped from the factory configured for use in a System 2210 with Shugart-type drives. Those users whose system fits this description need only be concerned with the AUTO BOOT option; once they have configured this option, they may turn to Chapter 3. Owners of a System 2210 with PerSci drives will want to read Sections 2.2.1 through 2.2.6 as well.

Sections 2.3.1 through 2.3.7 describe user options designed for compatibility with other systems and software. Figure 2-1 on the following page shows the location of each jumper option and the configuration of the option as shipped from the factory.

#### 2.1 AUTO BOOT OPTION

If you are using the ROM-resident firmware, this jumper allows you to choose whether CP/M will be loaded or the monitor entered on power-on and reset. The 2422 is shipped with a shorting plug on pins 1 and 2. In this configuration, CP/M is booted in directly on power-on or reset; that is, the monitor is not entered first. The BIOS portion of CP/M handles the 2810 serial port's initialization, setting the baud rate to 9.6 Kbaud. Those users who do not own a 2810 CPU will find the Auto Boot mode advantageous: since only the bootstrap loader portion of the ROM will be accessed, the user is freed from the chore of modifying the firmware's console driver routines. However, the BIOS console drivers still must be modified, as described in Application Note 1 of the Controller-Unique Software Manual.





Figure 2-1 Jumper Locations

If the shorting plug is removed, the monitor will be entered on power-on and reset. CP/M can then be loaded in under monitor control by use of the Boot command. Entering the monitor on reset allows the user to take advantage of the monitor's console port initialization routines which initialize the 2810 serial port's baud rate to the baud rate set by the console device. The console device's baud rate can be set to any baud rate between 2 and 56K baud. The shorting plug can be stored on the board by placing one end on either pin 1 or pin 2 and letting the other end swing free.

2.2 PERSCI DRIVE OPTIONS

Figure 2-2 below illustrates the necessary cut-and-jumps necessary for 2422 to be reconfigured for PerSci drives. Sections 2.2.1 through 2.2.6 describe the options. See Appendix D for the pinouts of the 8" drive bus when reconfigured for PerSci drives.

Figure 2-2  
Jumper Configuration  
for PerSci Drives



2.2.1 Fast Seek

The FAST SEEK option is provided for users with voice coil drives. It allows the user to choose between software- or hardware-enabling of the fast seek mode. Soldering a wire connecting pads 1 and 2 allows you to enable the fast seek mode by writing a 0 to bit 4 of Control Register 2. Soldering a wire connecting pads 2 and 3 permanently enables the fast seek mode. If you are planning to use the ROM-resident firmware or the CCS version of CP/M, the fast seek mode will be enabled only if you set the jumper pads 2 and 3, since the CCS software does not enable the fast seek mode.

### 2.2.2 Drive Select 3

PerSci drives use pin 18, the Shugart drives' HEAD LOAD line, for DS3 (Drive Select 3). To enable DS3, cut the trace between A1 and A2 and solder a wire between pads A2 and A3.

### 2.2.3 Drive Select 4

Shugart drives have DS4 (Drive Select 4) on pin 32 of the bus; PerSci drives have it on pin 4. To enable DS4 on pin 4, cut the wire between pads B2 and B3 and solder a wire between pads B1 and B2.

### 2.2.4 Side Select

The Shugart double-sided drive uses pin 2 of the bus for TG43 (Track greater than 43); the PerSci double-sided drives use it for SIDE SELECT. To enable the SIDE SELECT line for a PerSci double-side drive, cut the trace between pads C1 and C2 and solder a wire between traces C2 and C3. This modification allows the CCS software to support double-sided PerSci drives.

### 2.2.5 Remote Eject

The Shugart 8" double-sided drive bus uses pin 14 for the output SIDE SELECT, while PerSci drives use it for REMOTE EJECT. To enable REMOTE EJECT for a PerSci drive, cut the trace between pads D2 and D3 and solder a wire between D1 and D2. Once this feature has been installed, writing a 1 to port 04H will eject the diskette in the selected drive. CCS software does not support the PerSci remote eject feature.

### 2.2.6 Seek Complete

Pin 10 of the drive bus is used for the status signal TWO-SIDED by the Shugart double-sided drive and for the status signal SEEK COMPLETE by PerSci drives. To enable SEEK COMPLETE, cut the trace between pads E1 and E2 and solder a wire between pads E2 and E3.



## 2.3 OPTIONS FOR SYSTEM/SOFTWARE COMPATIBILITY

### 2.3.1 Bank Byte Option

Like CCS's RAM cards, the 2422 Disk Controller can be hardware assigned to one of eight banks, or levels, of 64K, allowing up to eight disk controllers can be used in one system. To assign the 2422 to a bank, solder a horizontal jumper between the BANK BYTE pins which correspond to the bank level to which you want this board assigned. For example, jumpering pads D0 assigns this board to bank 0. Once you have assigned this board to a bank, you can in turn select that bank and enable the board by outputting to port 40 a data byte with a logic 1 in the bit position corresponding to the bank level. For example, the following Z-80 code fragment would activate bank 3 and deactivate all other banks:

```
LD A,000001000B ;load accumulator with bank control byte
OUT 40H,A ;output bank control byte to port 40H
```

Although the primary purpose of multiple banks is to support multi-users, CCS's single-user system 2210 uses the Bank Select system to simultaneously disable the monitor ROM and enable high RAM (see Section 3.1). To support this function, the BANK BYTE pads should be left open entirely.

### 2.3.2 Bank Enable Option

The Bank Enable option allows you three methods of using the bank-select system to enable the board. As shipped, the 2422 is hard-wired so that the board comes up enabled on reset or power-on before any bank-selection occurs. Otherwise, the bank-select system functions normally; if a bank the 2422 does not reside in is selected, the 2422 will be disabled. If you cut the trace between pads 2 and 3 of the BANK EN jumper and solder a wire between pads 1 and 2, the 2422 will be disabled after reset or power-on until its bank is selected. If you solder the wire between pads 3 and 4 instead, the 2422 is removed from the bank-select system entirely and is permanently enabled regardless of which bank is selected. Whenever the board is selected, the Bank LED lights.

### 2.3.3 ROM Enable Option

The ROM Enable option allows you to choose between two methods of enabling/disabling the bootstrap loader and monitor firmware. If you leave pads 1 and 2 of the ROM ENABLE jumper shorted, the bootstrap loader and monitor are enabled when your system is turned on or reset and disabled when any data byte is output to port 40h. (Because port 40h is the Bank Select Port as well, you must make sure that the 2422 is either permanently bank-enabled or bank-enabled on reset.) This method of disabling the ROM is used by CCS's CP/M loader, CCBOOT. When it is loaded into memory by the bootstrap loader, CCBOOT outputs a 01H to port 40H. This will simultaneously disable the ROM while enabling any RAM assigned to bank 0.

If you cut the trace between pads 1 and 2 and solder a wire between pads 2 and 3, the ROM can then be enabled/disabled entirely through software control. Writing a 0 to bit 1 of Control Register 2 enables it; a 1 disables it.

### 2.3.4 Partial ROM Option

This option allows the portion of the ROM containing the basic I/O and primitive disk routines used by the monitor to be available after CP/M is loaded in. This portion of the ROM, located at F600h-F7FFh, contains essentially the same basic I/O routines as CCS's customized BIOS, CCBIOS, on the distribution diskette. If you are planning to tailor the CCBIOS to your system, you may wish to have your customized BIOS call some of the routines located in the ROM. This will give you the greater reliability of ROM memory and save some disk space. To allow the basic I/O portion of the ROM to remain in memory after CP/M is loaded in, solder a wire between pads 1 and 2 of the PR EN jumper.

You must leave the basic I/O portion of the ROM disabled if you will be running CP/M in a system with 61K of memory or greater.

### 2.3.5 ROM Wait State Option

The on-board ROM has the relatively slow memory access time of 450 nsecs. A CPU running at 4 MHz will not provide the access time needed by the ROM. The 1793 registers, when they are memory mapped, also have slow memory access times. If pads 1 and 2 of the WAIT jumper are left open (factory-configuration), the ROM Wait circuitry is enabled, inserting one Wait state per memory cycle in which either the ROM or the 1793 is selected. If a wire is soldered between pads 1 and 2, the ROM Wait circuitry is disabled.

### 2.3.6 Memory Map Option

CCS makes available to its 2422 users a control ROM which allows the registers on the 2422 to be memory mapped when the ROM is inserted into the socket for U21. The registers then occupy memory addresses FFF8H-FFFDH. See Appendix A for a more detailed description of the 2422 register addressing. If you plan to use the memory map option, you can enable memory mapping by installing a wire between pads 1 and 2 of the M MAP jumper. The CCS firmware/software does not make use of memory mapping.

### 2.3.7 Interrupt Options

The interrupt jumpers allow you to tie DRQ and/or INTRQ to either the Interrupt line (INT), the Nonmaskable Interrupt line (NMI), or any of the 8 Vectored Interrupt lines (VI0-VI7). INTRQ, when active, indicates that a command has been completed and that the 1793 is awaiting a new command. DRQ, when active, indicates that the data buffer either has a byte to be read or requires a new byte to transmit, depending on the nature of the disk operation in progress. Either or both of these lines can be used to generate interrupts and thus request servicing from the processor. To generate VI2 by the active INTRQ, for example, run a bus wire from the INTRQ pad to the VI2 pad and solder it in. CCS firmware/software does not make use of the Interrupt lines.

## CHAPTER 3

### INSTALLATION AND OPERATION

#### 3.1 SYSTEM CONFIGURATION

In order for the ROM-resident firmware to work as described in Chapter 4 or for CP/M to be loaded properly, you must set up your system as follows:

1. Set your system's power-on jump circuit to force the CPU to jump to location F000h when you turn your system on or reset it. If you own a 2810 Z-80 CPU, you must set the JMP EN jumper to ON and set the JUMP ADDRESS SEL jumpers JA0-JA11 to 0 and JA12-JA15 to 1.
2. Ensure that any RAM sharing the ROM's memory space cannot be accessed while the firmware is being accessed. You may use the 2422's PHANTOM output to do so if your RAM responds to the signal. Or, if your RAM uses the same bank select system as the 2422, you can configure your RAM such that the memory block sharing the ROM's memory space is bank-disabled on power-on or reset. By assigning the block to bank 0, you can ensure it will be enabled at the same time the system loader, CCBOOT, disables the ROM by outputting 01H to port 40H. On the 2065 this method of enabling/disabling the RAM can be accomplished by setting the BLOCK SEL jumper for Block 4 to BE, the BANK PORT ADDRESS jumpers A7-A0 to 01000000, and selecting D0 of the BANK BYTE SEL jumpers.

Note that if you wish to keep the basic I/O portion of the ROM enabled after CP/M is loaded, you have to use the PHANTOM output to disable the RAM sharing its memory space.

3. Ensure that at least 256 bytes of low RAM are enabled on reset; since CP/M requires at least 20K of continuous RAM, it would be wise to enable all RAM except that which directly conflicts the ROM. On the 2065 this would involve setting the BLOCK SEL jumpers for Blocks 1, 2, and 3 to ME (the bank-independent position).

If you own a 2810 Z-80 CPU, you must also do the following:

1. Set the SERIAL ADDRESS SELECT jumpers to 20H and the SER EN jumper to ON.
2. Disable the CPU's monitor ROM (ROM EN=OFF) when you are running CP/M in a 60K or greater system.

### 3.2 DRIVE CONFIGURATION

All drives come with customer-configurable options, usually realized in the form of Berg jumpers or programmable shunts on the PC board. If you are planning to use only one mini drive, it can usually remain as configured by the factory. If you are using an 8" drive or more than one of the same size drive, you'll need to reconfigure your drives. The following two sections give general rules regarding the configuration of 8" and mini drives and give explicit configuration instructions for a few models of each size drive. Some of the models have gone through several revisions since they were first introduced; as result the setup instructions will not always be the same for two drives of the same model. If you have questions, contact your drive manufacturer.

#### 3.2.1 8" Drive Configuration

The following general rules apply to all 8" drives:

1. The 2422 firmware/software requires that a drive be able to perform seeks without its head loaded. To enable a drive to do so, you must make its stepper circuitry dependent on DRIVE SELECT and independent of HEAD LOAD. In some cases DRIVE SELECT is terminated with HEAD LOAD; since this option separates DRIVE SELECT from the HEAD LOAD termination, DRIVE SELECT will need to be separately terminated.

2. Some drives can be configured for either hard-sectored and soft-sectored diskettes. Select soft-sectored.
3. Two-sided drives should be optioned out so that the disk side is selected by the SIDE SELECT signal. This is the standard drive configuration. In addition, the 2422 software requires the TWO-SIDED status signal be enabled.

If you are daisy-chaining two or more drives:

4. You must make sure that the common active lines are terminated in the last drive on the cable only. This may involve shorting traces, or removing jumper plugs or resistor packs: see your drive manual.
5. You must also enable the appropriate Drive Select line to each drive, usually accomplished by moving a jumper plug. These are four Drive Select lines available, allowing each of four drives to be independently selected. Many drives also allow the option of chaining up to eight drives together; the 2422 does not support this option.
6. To avoid electrical noise and improve disk access speed, we recommend you make the Head Load signal independent of the Drive Select signal, if your drive gives you the option. This will cause all the drives to load at the same time and stay loaded for the duration of a read/write operation. Since all heads load, you also want to make the Activity LED on the drive's front panel independent of HEAD LOAD and dependent on DRIVE SELECT only.

Most drives offer additional options to the ones mentioned above. These should be left in the factory configuration.

### 3.2.2 Examples of 8" Drive Configuration

Below are specific instructions on configuring selected drives so that they conform to rules 1 through 6 above.

#### SHUGART SA800

1. Plug traces DS and C. Remove plug from B and HL. Terminate DRIVE SELECT by plugging T2.
2. Close 800; open 801.
3. Not Applicable: the SA800 is a one-sided drive.

For daisy-chaining more two or more drives:

4. Plug T1, T3, T4, T5, T6 in the last drive on the bus interface only. Leave these pins open on all other drives on the bus.
5. Plug one of the following Drive Select pins: DS1, DS2, DS3, or DS4. Pads DDS, D1, D2, and D4 should be left unconnected.
6. Close A, X, and Z. Open Y.

SHUGART SA850/851, REMEX RFD2000/2001, REMEX RFD4000/4001, MEMOREX 550/552, QUME DATATRAK 8

1. Cut traces B and HL on the drive's programmable shunt. Leave the traces Z, A, X, I, and R on the shunt shorted. Plug DS and C.
2. Plug ~~the~~ following traces in the following drives: 850 (Shugart); ~~4000~~ (Remex 4000); 2000 (Remex 2000); SSE (Memorex). Leave open; ~~851~~ (Shugart); ~~4001~~ (Remex 4000); 2001 (Remex 2001); HSE and HSI (Memorex). Cut S on the Shugart and Remex programmable shunts. The Qume drive does not have a hard sector option.
3. In the double-sided drives, short 2S and S2 to enable the signals TWO-SIDED and SIDE SELECT. Leave open S1, S3, 1B, 2B, 3B, and 4B (or alternatively, B1-B4).

For more than one drive:

4. Remove the terminating resistor pack in all drives except the drive that is electrically last on the cable. (At location 3H in our Shugart, 7A in our Remex, and 2F in our Memorex.) The Qume has two resistor packs that need to be removed: 1TM and 2TM.
5. Jumper only one of the following: DS1, DS2, DS3, or DS4 (located by J1). Leave DD in the Shugart and Memorex plugged. On drives that allow up to eight drives in a daisy chain, pins DDS, D1, D2, and D4 should be left unconnected.
6. Open Y.

SIEMENS FDD 100-8 and 200-8

1. Remove the vertical jumper between G pads and place a horizontal jumper between the H pads.

2. Leave SS shorted and HS open. (Both jumpers are located by 2C.)
3. For the 200-8, make sure that a jumper exists between the horizontal 7 pads and that the vertical 8 pads are open. The Side Sel pads 3-0 should remain open.

For daisy-chaining two or more drives:

4. Remove terminating resistor on all drives but the last on the bus interface.
5. Plug one of the following RAD SEL (Radial Select) pins: 0, 1, 2, 3. These pins correspond to the DS1, DS2, DS3, DS4 on other drives. Leave the Binary Select pins 0-7 open.
6. Remove the wire jumper between the vertical L pads and install a wire on the horizontal J pads. For the activity LED to light on Drive Select, leave U and S of the ACT LED pins plugged and R and H open.

### 3.2.3 Configuring 5.25" Drives

5.25" drives tend to be more standardized and simpler to configure than the 8" drives. If you plan to use only one 5.25" drive, you can plug it in as is. If plan to use more than one, configure them as follows:

1. Make sure the common lines are terminated in the last drive only. In most, if not all 5.25" drives, this involves removing the terminating resistor pack from its socket in all but the last drive.
2. If given a choice between loading the head on DRIVE SELECT or MOTOR ON, choose DRIVE SELECT. Most drives come configured for DRIVE SELECT; however, since in some cases choosing between the two option involves moving a programmable shunt up or down one position, ensure the right option is selected before you make any cuts on the shunt. Shugart's double-sided drive gives the option of having the drive motor activated by MOTOR ON alone or either MOTOR ON or DRIVE SELECT. Other double-sided drives may do the same. Select MOTOR ON alone.
3. Select the multiplexing option. In most 5.25" drives this involves cutting a trace marked MUX on a shunt. Select



one of the Drive Select lines by leaving the chosen Drive Select line shorted and opening the others. Some 5.25" drives may have only three Drive Select lines (usually labeled DS1, DS2, and DS3); others have four (DS1-DS4 or DS0-DS3).

### 3.2.4 Examples of 5.25" Drive Configuration

Below are some specific instructions on configuring selected 5.25" drives so that they conform to rules 1 through 3 above.

#### SHUGART SA400

1. Remove the terminating resistor pack from all drives but the one electrically last on the cable. Some older drives do not have a socketed resistor pack; on these drives you cut the terminating traces on a shunt in each drive except the last on the cable.)
2. Leave HS (or HL) on the shunt shorted; make sure HM is open. (Some older models do not give the user the option of loading the head on MOTOR ON, and thus do not have these jumper options.)
3. Cut MX on the shunt. (On some older drives, the MX option is not located on the shunt, but is simply a trace to be cut on the board.) Leave one of the DS1, DS2, DS3 traces on the shunt shorted; cut the others.

#### MPI 51/52 AND TANDON TM 100

1. Remove the terminating resistor packs on all drives but the last on the bus interface.
2. On the MPI and Tandon drives all configuring is done on a programmable shunt. Leave HS (Head load on Select) shorted; open HM (Head load on Motor On).
3. Cut MUX (or MX) and three of the Drive Select lines (DS1-DS4 or DS0-DS3). Only the Drive Select line that you want to select the drive should remain shorted.

## SA450

1. Remove resistor pack 3D from all drives but the last on the interface.
2. Move the programmable shunt over one position in its socket so that MM is shorted. This causes the motor to the drive to be turned on only when the signal MOTOR ON goes low.
3. Cut MX on the programmable shunt; leave only one of the Drive Select lines (DS1, DS2, DS3, DS4) shorted.

## 3.3 INSTALLATION

The cable assemblies needed to connect the 2422 with your drives are not not supplied with the 2422. For the 5.25" drives and the 8" drives you need 34 and 50 conductor flat-ribbon cables, respectively. The connectors you need are as follows:

## Mating Connectors for the 2422:

5.25" drives (J1) = Ansley #609-3430 or equivalent  
8" drives (J2) = Ansley #609-5030 or equivalent

## Back Panel Connectors:

5.25" drives = Ansley #609-3416 or equivalent  
8" drives = Ansley #609-5016 or equivalent

## Mating Connectors for Back Panel:

5.25" drives = Ansley #609-3430 or equivalent  
8" drives = Ansley #609-5030 or equivalent

## Mating Connectors to the Drive P. C. Board:

5.25" drives = Ansley #609-5015M or equivalent  
8" drives = Ansley #609-3415M or equivalent

If you assemble your own cables, be sure that the pin 1 strip of the cable (usually marked by an outside colored stripe) matches pin 1 of all the connectors. When installing the cables, be certain to match pin 1's on the connectors.

### 3.4 OPERATION

#### 3.4.1 Bringing Up the System

The following operation instructions apply only if you are using the 2422 in its standard configuration with a 2810 Z-80 CPU, the Monitor ROM firmware, and the distribution version of CP/M.

After properly configuring and installing the 2422, power on the system. If you have the AUTO BOOT jumper set to ON and your terminal set for 9600 Kbaud, the CP/M sign-on message should appear on your screen, followed by the CP/M prompt. You may then use the operating system as described in the CP/M manual, "An Introduction to CP/M Features and Facilities."

If you have the Auto Boot jumper set to OFF, hit the return key three times. The system should respond with the MOSS 2.2 Monitor sign-on message

MOSS VERS 2.2

followed by the monitor prompt, a dash.

You may then use the monitor commands as described in Chapter 4 or you may boot in CP/M by typing in a "B" next to the monitor prompt.

#### 3.4.2 Tips on Diskette Use

1. Do not touch or clean the recording surface of the diskette. Return the diskette to its protective jacket when it is not in use.
2. Do not expose diskettes to magnetic fields, heat, or direct sunlight. Write on the jacket cover with felt-tipped pen only. Pencil or ball-point pen can ruin the diskette.
3. Power on your system BEFORE inserting a diskette; power it down AFTER removing all diskettes. You risk damaging a diskette if you turn system power on and off while the diskette is in a drive.

4. Keep backup diskettes of ALL important data. Use backup diskettes cautiously; if the original diskette appears to be bad, don't assume the problem will disappear when you use the backup diskette. If the hardware is malfunctioning, you may lose your backup diskette as well. Test your system with diagnostic software or a scratch diskette before you use the backup diskette.
5. Many diskettes have a write-protect notch. To write-protect an 8" diskette (i.e., to allow the diskette to be read but not written to), leave the notch uncovered. To allow writing to the diskette, fold the tab provided with the diskette over the notch so that it completely covers the notch. For 5.25" diskettes, the instructions are exactly the opposite.
6. Some double-sided diskettes have two holes in their jackets near the center hole and opposite the write-protect notch. The drive senses whether the diskette is being used as a one-sided diskette or a double-sided diskette by which hole is covered. Use a write-protect tab to cover the outside hole when using the diskette as a single-sided diskette; cover the inside hole when using it as a double-sided diskette. See Figure 3-1 below.




Figure 3-1 Two-holed Double-sided Diskettes

Note: Some models of the Shugart 850 may require both holes of a double-sided diskette to be uncovered when it is used as a double-sided diskette.

## CHAPTER 4

### THE 2422 ROM RESIDENT FIRMWARE

This chapter contains a description of the bootstrap loader and the MOSS 2.2 Disk Monitor. It serves two purposes: 1) to give the background information needed by a user who wishes to modify the firmware; 2) to describe how to use the monitor. Those users who will not be modifying the firmware may wish to skip the first several sections and begin with Section 4.6.

#### 4.1 COLD-START ENTRY

The cold-start entry point is F000h. If you set a power-on jump circuit to this address, the CPU will jump to the cold-start entry point when your system is turned on or reset. The cold-start initialization routine loads the low RAM locations called to by the Z-80 restart commands with jump vectors to the restart error message. It then finds the highest active RAM address and locates the monitor stack and work space below it. Next it checks the state of the Auto Boot bit (determined by the configuration of the AUTO BOOT option) in Status Register 1; if the Auto boot bit is 0 the initialization routine passes control to the bootstrap loader, which then loads in CP/M as described in Section 4.4 below. The monitor work space is overwritten as CP/M is loaded in. If the Auto Boot bit is 1, the initialization routine continues, waiting for a series of carriage returns from the console device. It uses the carriage returns to synchronize the baud rate of the 2810 CPU's serial port to the baud rate of the console device. When it has done so, it turns control over to the monitor executive.

## 4.2 PAGE 0 RAM USED BY FIRMWARE

The following locations in page 0 memory are used by the disk controller firmware. Except where noted, these locations should be reserved exclusively for the firmware's use.

ADDRESS	CONTENTS
0000h-0002h	These locations contain the warm start vector for the monitor. When CP/M is loaded, they are overwritten by CP/M's warm start vector.
0003h	This location contains the Intel Standard IOBYTE loaded during cold start initialization and used by the monitor's basic I/O routines (see Section 4.4.2).
0008h-000Ah 0010h-0012h 0018h-001Ah 0020h-0022h 0028h-002Ah 0030h-0032h 0038h-003Ah	Called by the Z-80 restart commands, these locations are loaded with jump vectors to the restart error routine (Section 4.6.4) during cold-start initialization. They can be overwritten by valid restart routines. Locations 0008h - 000Ah are also used for breakpoint processing by the monitor GO command.
0040h-0053h	Containing disk parameters used by the monitor and bootstrap loader disk routines, these locations are described in more detail in Section 4.3.3.
0080h-017Fh	These locations form a temporary buffer for the Loader program, CCBOOT, read in from disk.

Table 4-1 Low RAM Locations Used by Firmware

## 4.3 THE FIRMWARE DISK ROUTINES

The primitive disk routines used by the monitor and the bootstrap loader are designed to read or write disks which conform to the IBM 3740 and System 34 standards for soft-sectored diskette format. Although strictly speaking these standards apply to 8" diskettes only, they can be adapted for 5.25" diskettes. Since the primitive disk routines are designed for diskettes conforming to the IBM format standards, it might be helpful if we discuss diskette format in general and the IBM standards in particular.

#### 4.3.1 Diskette Format

Track numbering on a diskette begins at its circumference with Track 00 and proceeds toward the center; thus the innermost track on an 8" diskette with the standard 77 tracks is Track 76. Each track on side 0 of a double-sided diskette has an associated track on side 1; these track-pairs are often called cylinders. Unlike track numbering, sector numbering starts with 1, the number given to the first sector immediately following the index pulse. The number of sectors on a track is dependent on disk size, data density, and number of bytes per sector.

The IBM 3740 standard for single-density diskettes allows sector sizes of 128, 256, and 512 bytes; the System 34 standard for double-density diskettes allow sectors sizes of 256, 512, and 1024 bytes. (The 1793 can format single-density diskettes in 1024-byte sectors and double-density diskettes in 128-byte sectors as well, but those additional sector sizes have no practical advantage.) Before each sector is a unique address or ID field identifying the track number, diskette side, sector number, and sector size. In addition, the ID fields and data fields must be separated by gaps and sync fields of a minimum length per sector. Figure A-1 of Appendix A illustrates the IBM 3740 format standard for single-density 8" diskettes. The 1793 adds an additional constraint in diskette format: it expects gaps to consist of minimum number of FFh bytes, followed by several bytes of 00h. Diskettes formatted by a 1771 disk controller chip do not meet the 1793's requirements. Thus the 1793 cannot read such diskettes. (The 1771 can, however, read disks formatted by the 1793.)

#### 4.3.2 Description of the Disk Routines

The firmware contains two routines for sector reads and writes: DREAD and DWRITE. The bootstrap loader calls DREAD for reading the first two sectors of Track 00; the monitor Read and Write commands use both routines. DREAD and DWRITE both transfer one sector at a time and automatically determine disk size, sector size, and density format if the disk has not been accessed before. They conform to the CP/M calling conventions and return a 0 in the A register if the disk operation was successful and a non-zero if it was not successful after ten tries. Both routines reside in the upper 1/2K of ROM which can remain enabled after CP/M is loaded in (PR EN option--Section 2.3.4). Thus they can be called to from a user's BIOS. The entry point for DREAD is F6EAh; for DWRITE, F6EBh.

### 4.3.3 Disk Parameters for Disk Operations

DREAD and DWRITE use locations 0040h-0053h to store the disk parameters they need. Below are the definitions and addresses of some of the more important disk parameters:

Address	Name	Description
0040h	DISKNO	Stores the number of the currently-selected drive: 0, 1, 2, or 3.
0041h	TRACK	Stores the number of the current track.
0042h	SECTOR	Stores the number of the current sector.
0043h	SIDE	Stores the byte written to Control Register 2 to select disk side. (D0h = side 0; 90h = side 1)
0045h	TWOSID	Stores 0 if the disk in the currently-selected drive is one-sided; 1 if it is two-sided.
004Ah	CUNIT	Stores the byte last written to Control Register 1, giving information on the currently-selected drive unit.
004Ch	HSTBUF	Stores the starting address in memory for disk transfers to and from memory.
004Eh- 0053h	IDSV	Stores the ID field information from the diskette in the current drive.

Table 4-2 Disk Parameters

## 4.4 THE MONITOR'S I/O ROUTINES

The monitor's basic I/O routines are essentially the same as those used by CCBIOS, CCS's customized BIOS. They are designed for a system using CCS's 2810 Z-80 CPU, configured as described in Section 3.1. As with the primitive disk routines, they reside in the last 1/2K of the ROM, allowing them to be available after CP/M is loaded, should you choose the PR EN (Partition ROM Enable) option. Section 4.4.3 below contains information on tailoring this portion of the ROM if you are using a system with a different CPU or wish to provide driver routines for other peripherals, such as a printer.



## 4.4.1 The IOBYTE

The basic I/O routines in this portion of the ROM implement the IOBYTE function, as developed in the Intel MDS system and as used by CP/M. The IOBYTE function divides peripherals into four categories according to type: Console, typically a teletype or a CRT; Reader, a paper tape reading device; Punch, a paper tape punching device; and List, a hard-copy printing device. At any given time, one of four physical devices can be assigned to each of the logical device categories. Table 4-3 below lists the allowable physical devices in each logical device category.

Logical Device	Physical Device
Console	Teletype
	CRT
	Batch Mode (input from logical reader; output to logical list)
	User Console #1
Reader	Teletype
	Paper Tape Reader
	User Reader #1
	User Reader #2
Punch	Teletype
	High speed paper tape punch
	User punch #1
	User punch #2
List	Teletype
	High speed line printer (CRT in CP/M)
	User list #1 (High speed line printer in CP/M)
	User list #2 (User list #1 in CP/M)

Table 4-3 Physical-to-Logical Device Assignments

The current physical-to-logical device assignments are stored in the IOBYTE at location 0003h. The IOBYTE can be altered through the MOSS monitor Assign Command or the CP/M STAT command. When an I/O routine involving a logical category is called, the routine loads the IOBYTE, using it to determine the currently assigned physical device, and then jumps to the driver routine called by the physical device assignment. In each logical category, the firmware provides provides driver routines only for the Teletype assignment,

which is the default assignment. These routines are designed to drive the serial port on the 2810 CPU. Please note that the physical assignment names do not have to accurately describe the actual peripheral used; the actual physical device driven by the teletype assignment routines could easily be a CRT. The driver routines associated with the remaining physical device assignments are set equal to the I/O error routine. Thus if an unsupported physical device is assigned to a logical device, the I/O error message will be displayed and control returned to the monitor whenever an I/O operation involving the logical device is attempted.

#### 4.4.2 The Basic I/O Routines

The user may call the following basic I/O routines from his own programs while in the monitor or from his own customized BIOS if the PR EN option is enabled.

Name	Address	Description
CI	F646	Console Input
*CONI	F68F	Console Input, strips ASCII parity bit
*CO	F600	Console Output
*CSTS	F623	Console Status Input
*LO	F610	List Output
*LSTAT	F669	List Status Input
*RI	F656	Paper Tape Reader Input
*PO	F67C	Papar Tape Punch Output
PRTWA	F698	Prints ASCII string on console. The string must be terminated by bit 7 set in the last character.
PRTWD	F695	Same as above, only does carriage return, line feed first.
CRLF	F6A9	Generates carriage return, line feed sequence to start new line on console

Table 4-4 The Basic I/O Routines

The starred routines are CP/M compatible routines, basically the the same as the following routines used in CCBIOS: CONIN, CONOUT, CONST, LIST, LISTST, READER, and PUNCH. They perform the basic IOBYTE handling as described above. Again, actual driver routines exist only for the teletype assignment for each logical category. These driver routines conform to the CP/M calling conventions, passing the data in the C register for any output and in the A register for any input. PRTWA, PRTWD, and CRLF are not routines used by a CP/M BIOS; however,

they are useful routines which are available as long as the Basic I/O portion of the ROM is accessible. CI is an alternative console input routine which does not strip the parity bit.

#### 4.4.3 Customizing the Basic I/O Routines

As mentioned before, only the teletype physical device assignment is supported by the firmware. The teletype drivers are designed to drive the console port on the 2810 Z-80 CPU. Should you wish modify the console drivers to work with another console port, you will thus have to modify the teletype driver routines (TTST, TTYIN, TTOST, and TTYOUT) routines in the source code. Since the teletype device is the default console code device, you need also to change the console initialization code.

To add a peripheral device, you generally need only to replace the equate to IOER in the physical device drivers with valid driver code. The equates for additional peripheral devices are on page C-24 of the firmware listing in Appendix C. Should you wish to add a printer, for example, that is selected by the high speed line printer assignment, you would change the equates

```
LPRT: EQU      IOER      ;UNASSIGNED LINE PRINTER
LPRST: EQU      IOER      ;UNASSIGNED LINE PRINTER STATUS
```

to driver code while preserving the routines' names. Only if you wish your printer to be selected by the default teletype assignment is it necessary to alter the basic I/O routines themselves. In that case, the basic I/O routines LO and LSTAT should be modified so that the jumps to TTYOUT and TTOST which are made when the teletype device is selected are replaced with jumps to user-named and user-written printer output and status routines. Note that in the case of the Punch and Reader devices, there are no basic I/O status routines. The necessary status routines must be called by the input or output drivers.

The firmware may also be modified for different drive step rates. Currently, the step rates are 30ms for 5.25" drives and 10ms for 8" drives. To change the step rates, modify the following fragment of code (page C-27 the firmware listing) as indicated:

```

SET1:  RAL
      .
      .
      LXI  D,STPRAT    ;SET THE INITIAL STEP RATE
      MVI  A,3        ;TO SLOWEST POSSIBLE
      .                (replace 3 with
      .                0 for 6ms step rate
      .                1 for 12ms step rate
      .                2 for 20ms step rate)
      .
      MOV  M,A
      MVI  A,2        ;SET MAXI STEP RATE
      .                (replace 2 with
      .                0 for 3ms step rate
      .                1 for 6ms step rate
      .                3 for 15ms step rate)

```

The method of modifying the firmware so far described involves programming a user-supplied 2716 EPROM with the modified code and replacing the CCS ROM with it. It is also possible, however, to modify the firmware using memory overlay techniques. Since the 2422 generates, but does not receive, the PHANTOM signal, its ROM has to be moved to the CPU board. There the selected portions of the firmware can be overlaid by a peripheral board generating the PHANTOM signal. For example, instead of replacing the equates LPRT and LPRST with drive code, the jump instructions to LPRT and LPRST routines in the basic I/O routines LO and LSTAT can be overlaid with jump instructions to printer driver routines in the peripheral board's ROM.

#### 4.5 THE BOOTSTRAP LOADER

The bootstrap loader, when entered at F55Eh, reads in at locations 80h through 17Fh the contents of the first two sectors of track 00, side 0 of the disk in drive A and then transfers control to location 80h. These sectors should contain a loader program, such as CCBOOT on the distribution system diskette, that loads the system tracks (tracks 00 and 01 in an 8" diskette; tracks 00, 01, and 02 in a 5.25" diskette) into memory and transfers control to CP/M. In addition, Track 00 of the disk must be formatted in 128-byte single-density sectors. If the bootstrap loader encounters an error, it jumps to the Disk Error routine in the monitor portion of the ROM. If are booting CP/M in from the monitor so that the 2810 CPU's serial port is initialized (AUTO BOOT shorting plug removed), you will receive the Disk Error message as described in Section 4.5.5 and control will be returned to the monitor. If you are booting in CP/M directly

on system power-on or reset (AUTO BOOT shorting plug in place), your system will "hang." When it is finished reading in the Loader program, the bootstrap loader leaves some disk parameters in memory:

NAME	VALUE
DISKNO	Ø
SIDE	Ø
TRACK	ØØ
SECTOR	3
CUNIT	21 for a single-density mini diskette 31 for a single-density 8" diskette 61 for a double-density mini diskette
IDSV + 3	ØØ if diskette sector size is 128 Ø1 if diskette sector size is 256 Ø2 if diskette sector size is 512 Ø3 if diskette sector size is 1Ø24

Table 4-5 Disk Parameters after Boot

After it is loaded, the CCBOOT outputs hex Ø1 to port 4Øh. If pins 2 and 3 of the ROM ENABLE jumper have been shorted, this simultaneously disables the bootstrap and monitor firmware and enables any RAM assigned to bank Ø and with a bank select port of 4Øh.

#### 4.6 THE MONITOR

CCS's MOSS 2.2 Disk Monitor is designed to allow you to control a system using a 281Ø Z-8Ø CPU from the console keyboard. It allows you to display a block of memory in hex and ASCII, to move, change, and verify memory, and to transfer control to a program in memory with breakpoints set. You can also input or output a data byte to or from any I/O port and command the monitor to read and write floppy disks.

For the MOSS 2.2 Monitor to work exactly as described below, your 2422 Disk Controller board and 281Ø Z-8Ø CPU must be configured as described in Chapters 2 and 3.

#### 4.6.1 The Monitor's Memory Space

In addition to the memory the ROM occupies (F000h-F800h) and the page 0 addresses specified in Section 4.2, the monitor requires some high RAM locations for the system stack and temporary storage area. The monitor scans the available memory until it finds the highest active RAM address and then counts down 56 bytes to store the breakpoints, registers, and register restoring routine. It locates the system stack below that: you should reserve at least 88 bytes of high RAM memory for the monitor's use.

#### 4.6.2 Bringing up the Monitor

To enter the monitor, turn your system on or reset it. If the AUTO BOOT shorting plug has been removed, this results automatically in a cold-start entry into the monitor. Set your terminal to the baud rate at which you wish to operate. You have a choice of any baud rate between 2 and 56K baud. Hit the carriage return key until the monitor responds with

MOSS VERS 2.2

The maximum number of carriage returns needed before the monitor responds is three. This series of carriage returns allows the baud rate of the 2810's serial port to be initialized to your console baud rate. When the monitor prompt appears, you may start entering commands.

#### 4.6.3 Monitor Command Format

The MOSS Monitor commands must conform to a specific format. The general form is

-C e1 e2 e3

where - is the prompt, C is the command character and e1-e3 are the address and data entries, if any. The essential parts of a command are as follows:

**THE COMMAND CHARACTER:** The monitor is controlled by one-character commands entered from the keyboard in response to the monitor prompt, a dash (-). No space is allowed between the prompt and the command character.

**ADDRESS AND DATA ENTRIES:** The general form for an address is a four digit hex number; for a data byte, a two digit hex number. Leading zeros need not be entered; the monitor will supply them. No space is allowed between the command character and the first address or data entry. Subsequent entries must be separated by a delimiter. The monitor looks at only the last four address characters or last two data characters before a delimiter. So if you make a mistake while typing an entry, keep typing until the last two or four characters are correct, depending on whether it is an address or data entry.

**DELIMITERS:** The MOSS Monitor recognizes three delimiters: a carriage return [CR], a space, or a comma. A carriage return indicates to the monitor that the current command is complete and should be executed. Either a space or a comma can mark the end of an address or data entry. In our command examples we will generally use a space as a delimiter, unless a comma makes the command form clearer. Please note, however, that you can use the space and the comma interchangeably. In certain commands a space or a comma can also be interchanged with a carriage return. These are commands for which the Monitor expects a fixed number of entries (and hence delimiters) following the command character.

#### SAMPLE COMMAND

The following commands to display the block of memory 0FFBh to 100Ah are all equivalent. Although the spacing is not free-form, some variety in the command form is allowed. Note that the display command requires two and only two address parameters, so that the last delimiter can be a comma or a space as well as a carriage return.

```
-D0FFB 100A[CR]  
-DFFB,100A,  
-DFFB,100A[CR]  
-DFFB 100A[space]  
-D0EF00FFB,100A[space]
```

## 4.6.4 Error Messages

The MOSS monitor detects four types of error conditions and responds with a different error message for each. They are as follows:

COMMAND ERROR: Should you make an invalid entry, the command will be aborted, a warm boot of the system will occur, and the error message

????

will be printed, followed by the monitor prompt.

I/O ASSIGNMENT ERROR: As described in Section 4.6.5.1, the Assign command allows you to assign a physical device to a logical peripheral category. When an I/O routine involving the logical category is called, the CPU will jump to the driver routine indicated by the physical assignment. If there is no driver routine, it will jump instead to the I/O Assignment Error routine. This routine sets the IOBYTE to its default value, outputs the error message

I/O ERR

and does a warm boot of the system.

RESTART ERROR: During cold-start initialization, jump-vectors to a restart error message are loaded in the memory locations called by the Z-80 restart instructions. This prevents a jump to a restart address without code. A restart error causes the display of the message

RST ERR

and a warm boot of the system.

DISK ERROR: The monitor, when executing the Read, Write, or Boot commands, will output the following error message and status information if it is unable to execute the command:

DSK ERR U XX T XX S XX C XX E XX



The first three hex bytes identify which physical record the monitor was unable to read or write. U gives the unit or drive number (0-3), T the track number, and S the sector number of the record where the error occurred. C and E give the operation status at the time of the error. They reflect the contents of two of the 1793's internal registers: C shows the last command loaded in the Command register; E gives the contents of the Status register. See the 1793 data sheet for a description of these registers' contents.

#### 4.6.5 The Monitor Commands

##### 4.6.5.1 Assign (A)

The Assign command supports the IOBYTE function described in Section 4.4.1. It allows you to change the physical-to-logical device assignments and thus choose the peripherals you wish to work with while in the monitor. To assign a physical device to a logical device category, enter

-Ax

where x equals either C,R,P, or L, the logical device codes. If you enter a character other than these four, the computer will return with ???? and another prompt. If you enter a valid logical device code, the computer will return immediately with the prompt. Enter the physical device code following the prompt. Should you enter a delimiter only or a nonvalid device code, the device assignment will default to the previous assignment. Table 4-6 below summarizes the physical and logical device codes. Refer to Table 4-3 for the allowable physical device assignments for each logical device.

LOGICAL DEVICE	PHYSICAL DEVICE
Console=C	Teletype=T
Reader=R	CRT=C
Punch=P	Batch Mode=B
List=L	Paper Tape Reader=P
	Paper Tape Punch=P
	High Speed Line Printer=L
	User Device #1=1
	User Device #2=2

Table 4-6 Assign Command Codes

## EXAMPLE:

Entering

-AR-P

assigns a high speed paper tape reader to the Reader logical device category.

Since the firmware contains driver routines only for the teletype assignment, you should receive the I/O error message if you attempt I/O operations with any other physical device without having altered the firmware first.

## 4.6.5.2 Boot (B)

The Boot command allows you to load in CP/M from disk under console control. Entering

-B

causes the bootstrap loader to load CP/M in from the disk in drive A and control to be transferred from the monitor to CP/M. When CP/M is loaded, the CP/M sign on message will appear, followed by the CP/M prompt. Should the bootstrap loader be unable to read in the first two sectors on Track 00, it will respond with the Disk Error message.

## 4.6.5.3 Display (D)

This command allows you to display the contents of a specified block of memory. The general form for the command is

-Ds f

where s and f are the start and finish addresses, respectively, of the memory block.

The resulting display divides the memory into 16 bytes per line. Each line begins with the starting address of the 16 byte block, followed by the hex contents and their ASCII equivalents. The contents of addresses with the same last hex digit are aligned in vertical columns. Periods represent data for which there are no ASCII equivalents. As the display fills the screen, it automatically scrolls up. To freeze the display, type a control-S. To start it again, hit any key on

the keyboard. Should you wish to escape from the display mode, hitting any key on the keyboard will abort the routine and return control to the monitor.

Example:

```
-DF453,F4C8
```

```
F453          E1 08 D9 D1 C1 F1 E1 F9 00 21 00 00 C3      a.YQAqay.!..C
F460 00 00 AF 32 03 00 21 6C F4 C3 B5 F6 49 2F 4F 20    ../2..!tC5vi/O
F470 45 52 D2 44 53 4B 20 45 52 52 3A 20 55 AD 20 54    ERRDSK ERR: U- T
F480 AD 20 53 AD 20 43 AD 20 45 AD 0D 8A 3F 3F 3F BF    - S- C- E-..????
F490 4D 4F 53 53 20 56 45 52 53 20 32 2E 32 0D 8A 3E  MOSS VERS 2.2..†
F4A0 0F D3 24 11 40 00 62 6A DB 26 A3 28 FB DB 26 23  .$$.@.bj[&#(¼[&#
F4B0 A3 A3 C2 AD F4 E5 29 5C 19 19 E5 29 29 DB 20 2B  ##B~te)°.e))| +
F4C0 7D B4 C2 BD F4 E1 3E 83 D3                        ¶4B=ta†.S
```

#### 4.6.5.4 Fill (F)

The fill command allows you to fill a block of memory with a specified constant. The general command form is

```
-Fs f c
```

where s and f are the start and finish addresses of the memory block and c is the constant in hexadecimal.

Example:

```
Entering
```

```
-F10AA 10BB 1
```

fills the memory block 10AAh to 10BBh with the constant 1.

#### 4.6.5.5 Goto (G)

The G command allows you to transfer control from the monitor to another program. It allows you to specify the entry address and to set up to two breakpoints for returning control to the monitor. When the monitor encounters a breakpoint, it saves the contents of the Z-80 registers in the system's temporary storage and outputs to the console device an asterisk followed by the address after the break. It then returns the prompt. You can use the Examine Register command (X) at this time to examine or change the saved registers.

The general form for the G command is

```
-Gs b1 b2
```

where s is the start or entry address, and b1 and b2 are the addresses of the breakpoints. There are many allowed variations on this command, however, which makes it a powerful and convenient command. You have the option of establishing 0, 1, or 2 breakpoints: simply enter a carriage return [cr] when you have established the number of breakpoints you wish. If you enter the maximum, two, a delimiter (a comma or space) is all that is necessary to begin command execution.

You may also begin execution of the program at the PC address saved in the register storage area. Thus you can return control to the address where the program stopped when it encountered a breakpoint, or to the address you have loaded in the saved PC register through the Examine Register command. Note that since all breakpoints are cleared when any breakpoint is encountered, you must specify any desired breakpoints in the command if you use it this way. The form of the command for transferring program control to the address in the PC register is

```
-G[cr] (no breakpoints)
      or
-G,b1,b2 (breakpoints set)
```

There are two more points regarding breakpoints that ought to be mentioned. Because breakpoints are generated by the monitor inserting a RST 8 instruction (CF) into the program at the breakpoint location, breakpoints can be set only in programs residing in RAM. Further, a breakpoint must be inserted at an op code location. If it is inserted in an operand or data field, it will not be executed.

#### 4.6.5.6 Hex Number Addition (H)

This command provides an easy way to add or subtract hex addresses. Entering

```
-Hal a2
```

where a1 and a2 are the hex addresses results in the output

```
s d
```

where  $s=a1+a2$  and  $d=a1+a2$ . Note that if the sum is greater than FFFF, the carried one is lost. If a2 is greater than a1, a2 will be subtracted from  $a1 + 10000h$ .

#### 4.6.5.7 Input (I)

This general purpose input command allows you to read a data byte from any input port. To do so, enter

-Ip

where p is the port address in hex. The monitor will respond by printing the data byte in binary.

#### 4.6.5.8 Move (M)

The M command moves a block of data to a specified address. The general form for the command is

-Ms f d

where s and f are the start and finish addresses of the memory block and d is the destination address.

When using this command, be careful not to locate the destination address within the source block. Since the block is moved byte by byte, starting with the byte with the lowest address, the data being transferred will write over the portion of the source block lying after the destination address.

#### 4.6.5.9 Output (O)

This general purpose output command allows you to output a data byte to any output port. Enter

-Op d

where p is the port address and d is the data in hex.

Please note that if the ROM EN option is left in its factory configuration (pins 1 and 2 shorted), you will disable the monitor ROM if you output to port 40h. The results of doing so are unpredictable.

## 4.6.5.10 Parameters (P)

The P command allows you to specify three parameters concerning the diskette selected for disk operations: the number of the unit it is in (u); the number of sectors it has per track; (s); and whether it is a one-sided or two-sided diskette (d). These parameters must be set before you attempt a disk read or write; however, they do not need to be reset until the parameters are no longer valid. The form of the command is:

-Pu s d

The value of u should be a number 0 through 3, where 0 selects drive A, 1 selects drive B, etc. If you try to assign a number greater than 3, the monitor will return with ??? and the prompt. The parameter s should specify the number of sectors per track in hex. Its value is dependent on diskette size and format. The following table shows the typical values for s for a diskettes of a given size and format:

Bytes Per Sector	8" Disks		5.25" Disks	
	Single Density	Double Density	Single Density	Double Density
128	1Ah (26d)	none	12h (18d)	none
256	Fh (15d)	1Ah (26d)	Ah (10d)	12h (18d)
512	8h (8d)	Fh (15d)	5h (5d)	Ah (10d)
1024	none	8h (8d)	none	5h (5d)

Table 4-7 Sectors per Track

Note the firmware does not support 1024-byte sectors in single-density and 128-bytes in double-density. The last parameter, d, is 0 for a one-sided diskette; 1 for a two-sided diskette.

## 4.6.5.11 Parameters 2 (Q)

The Q command allows you to set the starting track, side, and sector number for disk reads or writes. If you plan to be transferring contiguous data to or from the disk, these parameters need to be set prior to the first disk access only. Enter

-Qt d s

where t is the beginning track number in hex, d is the disk

side, and *s* is the beginning sector number in hex. They must be reset for noncontiguous memory or sectors. In practice, *t* will probably be a number between 0 and 4Ch (76d), inclusive, although the monitor will accept any value up to FFh. The parameter *d* is either a 0 or 1, depending on which side of the disk you wish the read or write to be performed on. The value of *s* will always be a number between 1 and 1Ah, inclusive. Should you assign a track number or sector number greater than the number of tracks or sectors on the disk, you will get the Disk Error message when you use the Read or Write commands.

#### 4.6.5.12 Read (R)

The R command allows you to transfer data from a disk into a specified area of memory. The R command sets the memory parameters; the disk parameters must have already been set by the P and Q commands. Enter

-Rs f

where *s* is the start address in memory and *f* is the finish address. The R command does only complete sector transfers. Thus if the finish address is reached before a sector is completely transferred into memory, the data will overflow the specified memory area. If the diskette is single-sided and the last sector in a track is reached before the read into memory is complete, the drive head steps in to the next track and the sector pointer is reset to 1. The number of sectors per track set by the P command determines whether or not the end of the track is reached. In the case of track overflow on side 0 of a double-sided diskette, the read continues on the same track on side 1. A track overflow on side 1 causes the head to step in and read the next track on side 0.

Please remember that reading double-density diskettes requires a 4 MHz processor clock.

#### 4.6.5.13 Substitute (S)

The S command allows you to examine the contents of a specific memory location and alter them if you desire. Begin the S command by entering

-Ss,

where *s* is the first address in the portion of memory location

you wish to examine. The computer will immediately respond with the data contents followed by a prompt:

-Ss,d-

If you wish to leave the data unaltered, simply enter a delimiter. If the delimiter is a space or a comma, the computer will respond with the contents of the next consecutive memory location and another prompt. If it is a carriage return, the command is terminated and control is returned to the monitor. Should you wish to alter the data, enter the desired data followed by a delimiter: a carriage return if you want to terminate the command or a space or a comma if you wish to review the next memory location. You also have the option of reviewing the previous memory location by hitting the line feed key. You can continue examining and altering memory byte by byte in this way as long as you wish. To make it easier for you to keep track of where you are, on every 8-byte boundary (that is, an address ending with either 0 or 8, the monitor will do a line feed and print the address along with the data.

#### 4.6.5.14 Test (T)

The T command provides a quick way to test RAM memory for hard data bit failures without destroying the contents of the RAM. To test a block of memory for bit failures, enter

-Ts f

where s and f are the start and finish addresses of the block, respectively. The monitor will respond by printing the address of any byte in error, followed by an 8-bit representation of the byte in which a 1 indicates an erroneous bit. For example, should bit 4 of location A3F8h be in error, the monitor outputs the following display

A3F8 00001000

If you wish to freeze the display type a Control-S. To start it again, hit any key. Hitting any key while the command is executing returns you to the monitor.



## 4.6.5.15 Verify (V)

You can use the V command to compare two blocks of memory and verify that they are the same. Type

-Vs f v

where s and f the start and finish addresses of the source block and v is the starting address of the block to be verified. Should the two blocks match, the monitor will return with the prompt. Should the contents of two bytes sharing the same relative address differ, the monitor will display the source address and byte, followed by a dash and the corresponding byte in the block being verified. During the execution of the command, the display can be frozen or control returned to the monitor as described in previous section.

## 4.6.5.16 Write (W)

The W command allows you to transfer a specified block of memory to a disk. The W command sets the memory parameters; the disk parameters must have been already set by the P and Q commands. (Mind your P's and Q's before doing Reads and Writes). Enter

-Ws f

where s is the start address of the memory block and f is the finish address. The Write routine checks to see if the finish address in memory has been reached only after it has completed a sector write. If the finish address is reached before a sector write is completed, the routine will continue to pull data from memory until the sector is filled. During disk writes, track overflow is handled as described in the Read command. Please note that writing to double-density diskettes requires a 4 MHz processor clock.

## 4.6.5.17 Examine (X)

Used in conjunction with the G command's breakpoint facilities, the X command is a powerful diagnostic tool. Entering

-X[cr, space or comma]

causes the Z-80 registers currently stored in the system stack area to be displayed for examination. These registers are the

main and alternate accumulator and general purpose registers, the Interrupt register (I), the Program Counter register (P), the Stack Pointer register (S), the two Index Registers (X and Y) and the Refresh register (R). In addition, the contents of the memory locations addressed by the main and alternate H and L registers are also displayed (M and M'). The registers are displayed in the following four-row format

```
A-xx B-xx C-xx D-xx E-xx F-xx H-xx L-xx
M-xx P-xxxx S-xxxx I-xx
A'-xx B'-xx C'-xx D'-xx E'-xx F'-xx H'-xx L'-xx
M'-xx X-xxxx Y-xxxx R-xx
```

where xx equals a two digit hex byte and xxxx equals a four digit hex address.

To examine or alter the contents of one register, enter

```
-Xr[cr, space or comma]
      or
-X'r[cr, space or comma]
```

where r is a main register and r' is an alternate register. (Note that if you wish to examine the X, Y, or R registers, you must preface the register character with the prime mark.) The monitor will return with the hex contents of the register and a prompt:

```
-Xr,d-
```

As in the substitute memory command, you have the option of altering the memory (entering the desired contents followed by a delimiter) or leaving the contents unchanged (entering a delimiter). A carriage return terminates the command; a space or a comma causes the contents of the next register to be displayed. Note that altering the contents of the H and L registers changes the contents of the registers themselves; if you wish to alter the contents of the memory location they point to, alter the M register.

#### 4.6.5.18 Initialize Baud Rate (Y)

To change the baud rate of your system without a system reset, use the Y command. Enter

```
-Y (no delimiter)
```

and then set the baud rate of your terminal to any baud rate between 2 and 56K baud. Hit the carriage return key two or three times. The monitor prompt should appear.

## 4.6.5.19 Zleep (Z)

You can use the Z command to prevent unauthorized use of your system. Entering

-Z (no delimiter)

locks up the system so it will not respond to anything other than the ASCII bell character (control G). Entering two consecutive bell characters will unlock the system, returning control to the monitor without altering anything.

## CHAPTER 5

### THEORY OF OPERATION

This chapter is organized into three parts: The 2422 program accessible registers, the system bus interface, and the disk drive interface. We do not discuss the operation of the 1793; such a discussion is beyond the scope of this manual. Instead we concentrate on our unique circuitry external to the 1793. We have, however, included its data sheet in Appendix C for those of you who need information on its operation. If you consult it, please keep in mind that the data sheet covers the entire 1790 family; certain portions may not be applicable to the 1793.

In this chapter, active-low signals are indicated with an asterisk following the signal name.

#### 5.1 THE 2422 REGISTERS

The 1793 contains five addressable registers: the Command register (write only), the Status register (read only), the Track register, the Sector register, and the Data register. On the 2422, these registers are addressed as four I/O ports, 30-33h, the Command and Status registers sharing the same address. Programming information on these registers can be found in the 1793 data sheet in Appendix C. In addition, the 2422 contains four registers external to the 1793: Status registers 1 and 2 (read only) and Control registers 1 and 2 (write only). These registers are addressed as two I/O ports, 34h and 04h, the status registers being selected during Read cycles and the control registers during Write cycles. The status registers consist of two 8-bit buffers, U25 and U26. When enabled by being addressed during a Read cycle, these chips gate selected signals from the drive

busses, the system bus, and the control registers onto the data bus to be read by the CPU. Control registers 1 and 2, when addressed during a write cycle, latch the command bits on the data bus and output high or low signals to the disk drive busses, the CPU and drive interface circuitry, and the 1793. They are cleared by pRESET\* or EXT CLR\*. Control Register 1 consists of a 7-bit latch, U13, which latches data bits D0-D6, and an independent flip-flop, U34b, which latches D7, the Auto Wait bit. The flip-flop is cleared by the INTRQ signal from the 1793, as well as by pRESET\* and EXT CLR\*. Control Register 2 consists of a 4-bit latch, U12. For the bit definitions of the external control/status registers, see Appendix A.

## 5.2 THE SYSTEM INTERFACE

### 5.2.1 The Bank Select Circuitry

The 2422 registers and the on-board ROM cannot be selected unless the internal signal BANK SELECT\* is active low. This signal is the Q\* output of the flip-flop U31b; the complementary Q output is used to light the Bank LED. The conditions under which BANK SELECT\* is active low depend on the setting of the BANK EN jumper. If the BANK EN jumper has been set to OFF, disabling the bank select circuitry, the Preset input to flip-flop U31b is jumpered to ground, forcing BANK SELECT\* permanently low, thus circumventing the Bank Select circuitry. If the jumper is set to position ON, the Clear input to the flip-flop is jumpered to the pRESET\* and EXT CLR\* signals from the system bus. If either goes low, as they both would during power-on or system reset, the flip-flop is cleared, and BANK SELECT\* is forced inactive high. After both pRESET\* and EXT CLR\* release the Clear input, the BANK SELECT\* line can be set low if the flip-flop is clocked while its D input is high. The flip-flop is clocked when pWR\* goes high at the end of an I/O write cycle to port 40h. The state of the D input is determined by the Bank Select Byte being written to port 40h at this time. Only if the Bank Select Byte has a 1 in the bit position that is jumpered on BANK BYTE jumpers will the D input be high, resulting in the active BANK SELECT\*. Finally, if the BANK EN jumper has been set to RST, the flip-flop's Preset input has been jumpered to pRESET\* and EXT CLR\*. During power-on or reset, then, BANK SELECT\* is forced active low. In this case, BANK SELECT\* will go inactive high only if the flip-flop is clocked when its D

input is low; in other words, if the user selects another bank for operation.

### 5.2.2 Selecting the 2422 Registers

The decoding of the port addresses is accomplished primarily by U22, an address-decoding ROM. When it is enabled by either the active sOUT or sINP, it decodes the register address on the low-byte address lines into one of four outputs. One output goes low for address 40h and is used for clocking the bank select flip-flop, as described in the previous section. Another output goes low for addresses in the 30-33h range. It is ORed with BANK SELECT\*; when both signals are low, the resulting low enables the 1793. Selection of the individual registers within the 1793 is performed by address lines A0 and A1.

The two remaining outputs of U22 are used to select the external registers. One goes low for either address 04h or 34h. When it is ORed with the active BANK SELECT\*, the resulting output enables a 2- to 4-line decoder, U44a. The final output of U22, which goes low for address 34h, is input to this decoder, along with the WR line (high whenever MWRITE or pWR\* is active). U44a decodes these two inputs into the four enable lines to the external registers. Whenever any of 2422's registers are enabled, the Board Select LED lights.

### 5.2.3 Memory-Mapped I/O

As mentioned before, the 2422 has optional memory-mapped I/O capabilities. U21, when installed, maps the all 2422 registers, except for the Bank Select register, to the last six bytes but one of a 64K bank; that is, locations FFF8-FFFD. When U21 is enabled by an output of address-decoding ROM U23 going low in response to an FF on the high-order address line, U21 decodes a low-byte address in the F8-FD range into three outputs which correspond to the 30-33, 04/34, and 34 outputs of U22 and are tied to them. Thus if U21 receives an address in the range of F8-FB, for example, it pulls U22's 30-33 output low, resulting in the 1793 being selected as described above. Table A-1 in Appendix A shows the registers' memory locations and the corresponding port addresses.

#### 5.2.4 Selecting the ROM

The ROM Select circuitry is designed to distinguish the Basic I/O portion of the ROM so that it can be enabled independently of the monitor/bootstrap portion of the ROM. To do so, U23, an address decoding ROM, decodes a high-byte address byte in the range of F0-F7 into two outputs when it is enabled by SINP, SOUT, and SINTA being inactive while BANK SELECT\* is active. One goes low for an address any address in the ROM's range; the other goes low only for a high byte address in the range of F6-F7. The first output is qualified by the signal ROM ENABLE\*; only if ROM ENABLE\* is active any address in the F000h to F777h range enable the ROM. The latter output can enable the ROM only if the PR EN option is installed. If the option is installed, an address in the range F600h to F7FFh will enable the ROM regardless of the state of ROM ENABLE\*.

The state ROM ENABLE\* is controlled either by the Q output of flip-flop U31a or by bit 7 of Control Register 2, depending on the configuration of the ROM ENABLE jumper. Should pins 1 and 2 of the ROM ENABLE jumper be shorted, the Q output of flip-flop U31a becomes ROM ENABLE\*. This flip-flop is cleared by PRESET\* or EXT CLR\*, forcing the ROM ENABLE\* line low during system power-on or reset and enabling the ROM. The flip-flop can then be clocked by an I/O write to port 40h. Since the D input to the flip-flop is tied high, ROM ENABLE\* goes high when the flip-flop is clocked. Because the bank the board resides in is also selected by an output to port 40h, the BANK SELECT\* line must be either set permanently low or set low on reset if this method of enabling/disabling the ROM is to work. If pins 2 and 3 of the ROM ENABLE jumper are shorted, ROM ENABLE\* is jumpered bit 7 output of Control Register 2. Thus the state of ROM ENABLE\* is entirely software controlled: writing a 0 to bit 7 of Control Register 2 pulls ROM ENABLE\* low; a 1 pulls it high.

Whenever the ROM is selected, the BOOT and SEL LEDs light. The bus signal PHANTOM\* also goes active, disabling any memory sharing the ROM's memory space that can respond to the PHANTOM\* signal.

#### 5.2.5 The Data Bus

During Write cycles, the 2422's internal bi-directional data bus is driven by U38, an 8-bit buffer. This chip is enabled whenever MWRITE or pWR\* are active when the 2422's

registers are selected. Once enabled, this chip gates the data bits on the Data Out bus (output from the CPU) onto the 2422's internal data bus. When the chip is disabled, its outputs are in a high impedance state. The Data In bus is driven by U39, another 8-bit buffer. When enabled by PDBIN being active whenever the 2422's ROM or registers are selected, this chip gates the data bits on the 2422's internal data bus onto the Data In bus. When disabled, its outputs are also in a high impedance state.

#### 5.2.6 ROM Wait Circuitry

The purpose of the ROM Wait circuitry is to increase the memory access time allowed to the ROM and to the 1793's registers when they are memory mapped. One Wait state per memory cycle in which either the ROM or the registers are addressed is sufficient for this purpose. If the pins 1 and 2 of the WAIT jumper are left open, pREADY is forced low whenever the ROM or 1793 is selected when pSYNC is high. pSYNC is used to ensure that that pREADY is pulled low in every cycle in which the ROM or disk controller chip is selected and that it remains low only long enough to generate one Wait state.

#### 5.2.7 Auto Wait

The Auto Wait circuitry is designed to force the CPU into as many Wait states as needed when the disk controller is not ready for transfer of data. It is enabled whenever a 1 is written to bit 7 of Control Register 1. Addressing Control Register 1 clocks the Auto Wait flip-flop, U42b. The D input of the flip-flop is tied to data line D07. When D07 goes high, U42b's Q output goes high. The Q output is ANDed with the inverted DRQ. Whenever DRQ goes low, indicating the 1793 is not ready for data transfer, the resulting high from the AND gate pulls the Clear input to flip-flop U42a high, enabling the flip-flop. The flip-flop is clocked by the output of U44b, which is used as a 2- to 1-line decoder. U44b, enabled whenever the 1793 is active, decodes address bits A0 and A1. Its output goes low when A0 and A1 are high, indicating the data register is being selected. This low is inverted and clocks the flip-flop U42a. Since the flip-flop's D input is tied high, Q\* will go low. This low pulls pREADY low, placing the CPU in a Wait state. Whenever DRQ goes active, flip-flop U42a is cleared, releasing pREADY.



### 5.3 DISK DRIVE INTERFACE

#### 5.3.1 The Clock Signal

The 1793 Disk Controller chip needs a 2 MHz signal at its CLK input when it is operating with 8" drives and a 1 MHz CLK input when operating with 5.25" drives. All timing on the 2422 board is controlled by a 16 MHz crystal. IC U15, a binary counter, divides the 16 Mhz signal by 2, 4, 8 and 16. The 1 and 2 MHz signals from the divide-by-16 and -8 outputs are input to U16a, a 4-to-1-line multiplexer, the output of which is tied to the CLK input of the 1793. The Select input controlling the output of this multiplexer is the MAXI\*/MINI signal from Control Register 1. When the signal is low, selecting the 8" drive, the output of U16a is the 2 MHz clock. When the signal is high, selecting a 5.25" drive, the output of U16a is the 1 MHz clock.

#### 5.3.2 The Read Clock Generator

The 1793 can separate the data bits from the mingled clock and data bit stream from the disk drive. To do so, however, it needs a Read Clock signal, RCLK, which provides the data and clock "windows" required to separate the data bits from the clock bits. RCLK must be phased so it frames a data or a clock pulse during one phase of its cycle. To do so, RCLK's nominal cycle should equal the Read Data cycle time: 2 usecs for an 8" double density disk, 4 usecs for an 8" single density disk or a 5.25" double density disk, and 8 usecs for a 5.25" single density disk.

To acheive a RCLK of the correct frequency, the 8 MHz, 4 MHz, and 2 MHz signals from the binary counter U15 are multiplexed by U16b, a 4-to-1-line multiplexer. MINI and DDEN\* from Control Register 1 control the select lines of the multiplexer. Thus the multiplexer outputs the following clock rates for the following states of MINI and DDEN\*:

MINI -----	DDEN* -----	SIGNAL RATE -----
0	0	8 MHz
0	1	4 MHz
1	0	4 MHz
1	1	2 MHz

Table 5-2 U16b Outputs

The above rates are 16x the desired RCLK frequency for each combination of drive size and format density. The output of the multiplexer is used to clock an 8-bit parallel-out serial shift register, U17. The eight outputs of this shift register go high successively as the shift register is clocked; the time it takes for the eight output to go high, then, is equal to the length of one phase of RCLK.

The shift register is used in combination with a couple of flip-flops and NAND gates to detect approximately when pulses in the read data stream occur. The two flip-flops are triggered by the pulses in the Read data stream and are set by the count-3 and count-6 outputs from the shift register. This enables the circuitry to detect whether a pulse occurs before count 3, between and including counts 3 and 5, or after count 5. If the pulse occurs before count 3, the circuitry is set to clock the Read Clock flip-flop, U18b, on count 7. The Q output of this flip-flop is the RCLK signal to the 1793. If the pulse occurs on or between counts 3 and 5, the Read Clock flip-flop is clocked on count 8. Another flip-flop, clocked and cleared by the same signals used by the shift-register and set by the count 8 output of the shift register, allows the circuitry to clock the Read Clock flip-flop on count 9, if the pulse occurs after count 5. The delay between the pulse being received and the Read Clock flip-flop being clocked ensures that the pulse will fall well within the window provided by RCLK. As the Read Clock flip-flop is clocked, the shift register is cleared. It then counts to eight to create an opposite phase of the desired length and on the eighth count clocks the Read Clock flip-flop. Since the Q\* output of the Read Clock flip-flop is its D input, the state of RCLK will then change again. This process continues, creating an RCLK signal of the needed rate and phasing. Since the Read Data pulses should occur within 16-count intervals (or some multiple of 16), pulses which occur before count 3 or after count 6 will tend to move toward the middle counts, since they clock the Read Clock flip-flop on counts 7 and 9, not 8. The result is an RCLK signal synchronized to the Read Data pulses so that each pulse occurs in the middle of the same phase of RCLK.

### 5.3.3 Read Data Pulse Width

The 1793 recommends that the Read Data pulses be approximately 250 nsecs in width so that they fall entirely within the window provided by RCLK. The 2422 employs a monostable multivibrator, U3a, to ensure that the pulses are approximately 250 nsecs in length. U3a, clocked by the rising edge of each pulse in the inverted READ DATA stream, generates a negative-going pulse of 250 nsecs each time it is clocked. The output of this chip forms the Read Data input, RAW READ\*, to the 1793.

### 5.3.4 Write Precompensation

On a double-density formatted diskette, certain bit patterns may cause a bit to shift from its nominal write position and appear at the read data separator early or late enough not to fall within its window when the diskette is being read. Write precompensation rectifies this problem during disk writes by shifting such a bit from its nominal position in the opposite direction to its known read shift. The 1793 is smart enough to recognize the bit patterns that cause a bit to shift and puts out the signals EARLY and LATE to indicate that the bit being output should be write precompensated either early or late. Since write precompensation is usually necessary only for data written on tracks on the inner half of the disk, the 1793 also puts out the signal TG43 to indicate that the head is positioned over a track greater than 43. The 2422, when operating in the double density mode, uses these signals to write bits needing precompensation 160 nsecs early or late.

The 160 nsec interval is provided by a monostable multivibrator, U30a. The positive-going data and clock pulses from the 1793 are inverted, and the trailing edge of a pulse triggers the monostable multivibrator. It then puts out a series of positive-going pulses of 160 nsecs until it is retriggered by a new Write Data pulse.

The direction of the shift is provided by a shift register, U19. The active low clock or data pulse from the 1793 which triggers the multivibrator also pulls low the load input to the shift register, loading in the values on its parallel inputs. The shift register is then clocked by the 160 nsec pulses from the multivibrator. When the shift register is clocked, it outputs the value on its G input and shifts the values on its inputs down one. The inputs of

primary interest are the EARLY\*, LATE\*, and NO PRECOMP\* signals. The EARLY\* and LATE\* signals are the EARLY and LATE signals from the 1793 qualified by both TG43 and DDEN. Only if TG43 and DDEN are both active can either the EARLY\* or LATE\* signals be active. NO PRECOMP\* is active whenever both EARLY\* and LATE\* are inactive. These signals, EARLY\*, NO PRECOMP\*, and LATE\*, are the G, F, and E inputs to the register, respectively. As the register is clocked successively, they are each output in turn. A low output from the shift register clocks a second monostable vibrator, the output of which is the Write Data stream. The 200 nsec low-going pulse which results from the vibrator being clocked is the clock or data pulse to be written to the disk. Thus if EARLY\* is low, the shift register output goes low, clocking U30b, the first time the register is clocked--in other words, just after it has been loaded. If NO PRECOMP\* is low, the output of the register does not go low until the register is clocked a second time, or 160 nsecs later. If LATE\* is low, the shift register must be clocked three times after it has been loaded before its output goes low. Thus bits that are to be written early or late are shifted 160 nsecs in either direction from the NO PRECOMP, or nominal, position.

#### 5.3.5 Head Load Timing

After the 1793 has given a Head Load Command, it pulls the HLD output high and waits to start read or write operations until it receives an high signal on its Head Load Timing input, indicating that the head is engaged and operable. The 2422 ensures that HLT goes active after a sufficient delay from HLD. The rising edge of HLD clocks U3b, a monostable multivibrator, which outputs a negative-going pulse of about 50 msecs, the HLT signal. When this signal becomes high again, the 1793 assumes that the head is engaged.

=====

APPENDIX A: PROGRAMMING INFORMATION

=====

A.1 THE 2422 ACCESSIBLE REGISTERS

The 2422 Floppy Disk Controller contains nine accessible registers for controlling disk operations. They are addressed as six I/O ports or, if the memory map decoding ROM has been installed, six memory locations. Five of these registers are internal to the FD1791: the Status register (read-only), the Command register (write-only), the Track register, the Sector register, and the Data register. Four registers are external: Control registers 1 and 2 (write-only) and Status Registers 1 and 2 (read-only). In addition, the 2422 contains a write-only register for bank selection. The registers are addressed as follows:

Address		Register	
I/O	Memory*	Read	Write
30	FFF8	Status	Command
31	FFF9	Track	Track
32	FFFA	Sector	Sector
33	FFFB	Data	Data
34	FFFC	Status 1	Control 1
04	FFFD	Status 2	Control 2
40	----	Bank Select	

\* Memory Map address decoding ROM must be installed.

Table A-1 2422 Register Addressing

The FD1793 Data Sheet included with this manual gives bit descriptions for each of the 1793's internal registers. Descriptions of the external registers follow.

## A.1.1 CONTROL REGISTER 1

Control Register 1 sets the basic conditions for drive operations. All bits are reset when the 2422 is reset.

Table A-2 Control Register 1

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
AUTO WAIT	DDEN	MOTOR ON	MINI	DS4	DS3	DS2	DS1

## Bit Definitions:

- Bit 7 When set to 1, bit 7 enables the Auto Wait circuitry. Once enabled, the Auto Wait circuitry places the CPU in a wait state whenever it attempts a data transfer with the 2422 when the DRQ (Data Request) line is low. The CPU will remain in a wait state until DRQ goes high. When reset, the Auto Wait bit disables the Auto Wait circuitry. Besides being reset when the 2422 is reset, the Auto Wait bit is reset when INTRQ goes active, indicating that the 1793 has finished executing a command.
- Bit 6 When set to 1, bit 6 conditions the 2422 for reading and writing double-density formatted diskettes. When reset, bit 6 conditions the 2422 for single-density operation.
- Bit 5 Bit 5 controls the state of the MOTOR ON\* signal. Set to 1, it turns on the spindle motors of all drives receiving the MOTOR ON\* signal. When reset, it turns the motors off.
- Bit 4 Set to 0, bit 4 conditions the 2422 for operation with mini drives. Reset to 1, it conditions the 2422 for operation with 8" drives.
- Bits 3-0 These bits control the state of the Drive Select lines to the individual drives. Set to 1, a Drive Select bit activates the Drive Select line to the corresponding drive, selecting the drive for disk operations. Only one drive should be selected at a time.

## A.1.2 STATUS REGISTER 1

Table A-3 Status Register 1

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DRQ	AUTO BOOT	HLD	DS4	DS3	DS2	DS1	INTRQ

## Bit Definitions:

- Bit 7      Bit 7 reflects the state of the DRQ (Data Request) signal from the 1793. During disk writes, a 1 in bit 7 indicates that the 1793's data register is empty and can accept a new byte to be written to disk. During disk reads, it indicates the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates the data register is not ready for data transfer with the CPU.
- Bit 6      Bit 6 is used by the CCS firmware during cold-start initialization to determine whether CP/M or the monitor is to be entered. If the shorting plug is placed on the AUTO BOOT pins 1 and 2, bit 6 is set to 0, causing the cold-start initialization routine to turn control over to the bootstrap loader. If the AUTO BOOT pins are open, bit 6 is set to 1, causing the cold-start initialization routine to turn control over to the monitor executive.
- Bit 5      Bit 5 reflects the state of the HLD\* signal from the 1793. A 1 in bit 5 indicates that the Read/Write Head of the currently-selected drive is loaded.
- Bit 4-1    When a Drive Select bit is set to 1, its corresponding drive has been selected for disk operations.
- Bit 0      Bit 0 reflects the state of the INTRQ signal from the 1793. This signal goes high when the 1793 has finished executing the current command in the command register and is awaiting a new command.

## A.1.3 CONTROL REGISTER 2

This secondary control register sets less frequently used conditions for drive operations. All bits are reset on power-on, reset, or external clear.

Table A-4 Control Register 2

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
BOOT	SIDE SELECT	don't care	FAST SEEK	don't care	REMOTE EJECT	don't care	don't care

## Bit Definitions:

- Bit 7 If pins 2 and 3 of the ROM EN jumper have been shorted, this bit enables/disables the monitor/bootstrap loader firmware. Set to 1, it enables the firmware; reset to 0, it disables the firmware.
- Bit 6 This bit controls the state of the SIDE SELECT signal to the currently-selected two-sided drive. Set to 0, bit 6 selects side 1 of a two-sided diskette for a read or write. Reset to 1, bit 6 selects side 0 of a two-sided diskette.
- Bit 4 If pins 1 and 2 of the FAST SEEK jumper are shorted, bit 4 enables/disables the fast seek mode for voice-coil drives. Set to 1, it enables the fast seek mode; reset to 0, it disables the fast seek mode.
- Bit 2 If pins 1 and 2 of jumper D have been shorted, bit 2 controls the state of the PerSci REMOTE EJECT signal. Set to 1, bit 2 causes the diskette in the currently-selected PerSci drive to be ejected.

## A.1.4 STATUS REGISTER 2

Table A-5 Status Register 2

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DRQ	TWO- SIDED	DDEN	INDEX	SIDE SELECT	WPRT	MINI	TK 00

## Bit Definitions:

- Bit 7 Bit 7 reflects the state of the DRQ signal from the 1793. During disk writes, a 1 in bit 7 indicates that the 1793's data register requires a new byte. During disk reads, a 1 in bit 7 indicates that the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates that the 1793's register is not ready for data transfer.



- Bit 6      Bit 6 reflects the state of the signal TWO-SIDED\* from the currently-selected, double-sided 8" drive. A 0 in bit 6 indicates a two-sided diskette is in the drive.
- Bit 5      A 1 in bit 5 indicates that the 2422 has been conditioned to read or write double-density formatted diskettes. A 0 indicates the 2422 has been conditioned for single-density diskettes.
- Bit 4      Bit 4 reflects the state of the INDEX\* signal from the currently-selected drive. It is set to 0 for a minimum of 10 usecs. when the drive detects the index hole on the diskette.
- Bit 3      Bit 3 reflects the state of Bit 6 in Control Register 2, thus indicating which side of a double-sided diskette is selected. A 1 indicates side 0; a 0 indicates side 1.
- Bit 2      Bit 2 reflects the state of the WPRT\* signal from the currently-selected drive. (On some drives write protect detection circuitry is an optional feature.) A 0 in bit 2 indicates a write-protected diskette is in the currently selected drive.
- Bit 1      A 1 in bit 1 indicates that the 2422 is conditioned for operation with a 5.25" drive. A 0 indicates that the 2422 is conditioned for an 8" drive.
- Bit 0      Track 00. This bit indicates whether the currently selected drive is a 5.25" or 8" drive. When the head is positioned over Track 00, bit 0 is low for a 5.25" drive and high for an 8" drive.

#### A.1.5 Bank Select Register

Table A-6 Bank Select Register

```


=====
| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
=====
| BANK 7 | BANK 6 | BANK 5 | BANK 4 | BANK 3 | BANK 2 | BANK 1 | BANK 0 |
| SELECT | SELECT | SELECT | SELECT | SELECT | SELECT | SELECT | SELECT |
=====

```

The bank the 2422 is assigned to is selected when its bit is set to 1 and is deselected when its bit is reset to 0. The remaining seven bits are Don't Care bits. On reset, all eight bits are set to 0. Note that if pins 1 and 2 of the ROM ENABLE jumper are shorted, any byte output to the Bank Select Port disables the bootstrap loader and monitor firmware.

## A.2 DISKETTE FORMAT

Figure A-1 below is an illustration of the IBM 3740 format for an 8" single-density diskette. The format differs slightly for a double-density diskette; see Table A-8 below and the 1793 data sheet for differences. There is no IBM standard for 5.25" diskettes; the 2422 software is designed to read and write 5.25" diskettes of a format adapted from the IBM standards for 8" diskettes. For the actual 5.25" and 8" single- and double-density formats used by the utility program CCSINIT in initializing diskettes, see Tables A-7 and A-8 below.



① Pre-index gap. The 1793 expects all FF's.

② 6 bytes of 00 in FM. 12 bytes of 00 in MFM.

③ Post-index gap. The 1793 expects all FF's.

④ ID FIELD

AM1 (Address Mark 1) = Hex FE. Identifies ID field.

Track No. = A value usually between hex 00 and 4C, inclusive. (0 and 76 decimal.)

Side No. = Hex 00 for one-sided diskettes and side 0 of two-sided diskettes. Hex 01 for side 1 of two-sided diskettes.

Sector No. = Sector number in hex.

Sector Size = Hex 00 for 128 bytes per sector. Hex 01 for 256 bytes per sector. Hex 02 for 512 bytes per sector. Hex 03 for 1024 bytes per sector.

⑤ Cyclic Redundancy Check bytes. CRC bytes are generated during disk writes. Used during disk reads to verify data is read correctly. CRC includes all data in ID and data fields starting with address mark.

⑥ Post-ID gap. The 1793 expects all FF's.

⑦ DATA FIELD

AM2 = hex FB. Identifies data field. User data = 128, 256, 512, or 1024 bytes.

⑧ Post-data gap. The 1793 expects all FF's.

Figure A-1 IBM 3740 Format

## A.2.1 FORMATTING A SINGLE-DENSITY DISKETTE

Table A-7 below shows IBM-compatible formats for single-density 5.25" and 8" diskettes. These formats are both used by the CCSINIT utility program; the 8" diskette format conforms to the format specified by the 1793 data sheet.

	NUMBER OF BYTES		HEX VALUE OF BYTE WRITTEN
	5.25"	8"	
	16	40	FF (Gap 4)
	-	6	00 (Sync Field)
	-	1	FC (Index Mark--8" only)
	-	26	FF (Gap 1--8" only)
Write bracketed once for every sector	6	6	00 (Sync Field--8" only)
	1	1	FE (ID Address Mark)
	1	1	Track Number
	1	1	Side Number (00 or 01)
	1	1	Sector Number
	1	1	Sector Size Indicator
			00 = 128 bytes
			01 = 256 bytes
			02 = 512 bytes
			03 = 1024 bytes
	1*	1*	F7 (CRC request)
	11	11	FF (Gap 2)
	6	6	00 (Sync Field)
	1	1	FB (Data Address Mark)
	128x2 <sup>n</sup>	128x2 <sup>n</sup>	Data (n=sector size indicator; data fill=E5)
	1*	1*	F7 (CRC request)
	11	27	FF (Gap 3)
	m	m	FF (m=variable number of bytes; continue writing until 1793 interrupts out. out.)

\*While the CRC request is only one byte, two CRC bytes are actually written to disk.

Table A-7 Single-density Diskette Format

## A.2.2 FORMATTING A DOUBLE-DENSITY DISKETTE

Table A-8 below shows IBM-compatible formats for double-density 5.25" and 8" diskettes. Both of these formats are used by the utility program CCSINIT; the 8" diskette format conforms to the format specified by the 1793 data sheet.

	NUMBER OF BYTES		HEX VALUE OF BYTE WRITTEN
	5.25"	8"	
	32	80	4E (Gap 4)
	-	12	00 (Sync Field--8" only)
	-	3	F6 (8" only)
	-	1	FC (Index Mark--8" only)
	-	50	4E (Gap 1--8" only)
	8	12	00 (Sync Field)
	3	3	F5
	1	1	FE (ID Address Mark)
Write	1	1	Track No.
bracketed	1	1	Side No. (00 or 01)
field	1	1	Sector No.
once for	1	1	Sector Size
every			00 = 128 bytes
sector			01 = 256 bytes
			02 = 512 bytes
			03 = 1024 bytes
	1*	1*	F7 (CRC Request)
	22	22	4E (Gap 2)
	12	12	00 (Sync Field)
	3	3	F5
	1	1	FB (Data Address Mark)
	128x2 <sup>n</sup>	128x2 <sup>n</sup>	Data (n=sector size indicator; data fill=E5**)
	1*	1*	F7 (CRC request)
	22	54	4E (Gap 3)
	m	m	4E (m=variable number of bytes; continue writing until 1793 interrupts out.)

\*While the CRC request is only one byte, two CRC bytes are actually written to disk.

\*\* Although the IBM-format specifies 40h as the fill character, CP/M requires E5h.

Table A-8 Double-density Diskette Format

APPENDIX B: 1793 DATA SHEET

**WESTERN DIGITAL**  
C O R P O R A T I O N

**FD 179X-02 Floppy Disk Formatter/Controller Family**

**FEATURES**

- TWO VFO CONTROL SIGNALS
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS  
IBM 3740 Single Density (FM)  
IBM System 34 Double Density (MFM)
- READ MODE  
Single/Multiple Sector Read with Automatic Search or Entire Track Read  
Selectable 128 Byte or Variable length Sector
- WRITE MODE  
Single/Multiple Sector Write with Automatic Sector Search  
Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY  
Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status  
DMA or Programmed Data Transfers  
All Inputs and Outputs are TTL Compatible  
On-Chip Track and Sector Registers/Comprehensive Status Information

- PROGRAMMABLE CONTROLS  
Selectable Track to Track Stepping Time  
Side Select Compare
- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT


MAY 1980

**179X-02 FAMILY CHARACTERISTICS**

FEATURES	1791	1793	1795	1797
Single Density (FM)	X	X	X	X
Double Density (MFM)	X	X	X	X
True Data Bus		X		X
Inverted Data Bus	X		X	
Write Precomp	X	X	X	X
Side Selection Output			X	X

**APPLICATIONS**

FLOPPY DISK DRIVE INTERFACE  
SINGLE OR MULTIPLE DRIVE CONTROLLER/  
FORMATTER  
NEW MINI-FLOPPY CONTROLLER



**FD179X SYSTEM BLOCK DIAGRAM**

**GENERAL DESCRIPTION**

The FD179X are MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load

control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793. On these devices, DDEN must be left open.

**PIN OUTS**

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION																				
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.																				
19	$\overline{\text{MASTER RESET}}$	$\overline{\text{MR}}$	A logic low on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during $\overline{\text{MR}}$ ACTIVE. When $\overline{\text{MR}}$ is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.																				
20	POWER SUPPLIES	$V_{SS}$	Ground																				
21		$V_{CC}$	+5V $\pm$ 5%																				
40		$V_{DD}$	+12V $\pm$ 5%																				
<b>COMPUTER INTERFACE:</b>																							
2	$\overline{\text{WRITE ENABLE}}$	$\overline{\text{WE}}$	A logic low on this input gates data on the DAL into the selected register when $\overline{\text{CS}}$ is low.																				
3	$\overline{\text{CHIP SELECT}}$	$\overline{\text{CS}}$	A logic low on this input selects the chip and enables computer communication with the device.																				
4	$\overline{\text{READ ENABLE}}$	$\overline{\text{RE}}$	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{\text{CS}}$ is low.																				
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under $\overline{\text{RE}}$ and $\overline{\text{WE}}$ control: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>A1</th> <th>A0</th> <th><math>\overline{\text{RE}}</math></th> <th><math>\overline{\text{WE}}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Status Reg</td> <td>Command Reg</td> </tr> <tr> <td>0</td> <td>1</td> <td>Track Reg</td> <td>Track Reg</td> </tr> <tr> <td>1</td> <td>0</td> <td>Sector Reg</td> <td>Sector Reg</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data Reg</td> <td>Data Reg</td> </tr> </tbody> </table>	A1	A0	$\overline{\text{RE}}$	$\overline{\text{WE}}$	0	0	Status Reg	Command Reg	0	1	Track Reg	Track Reg	1	0	Sector Reg	Sector Reg	1	1	Data Reg	Data Reg
A1	A0	$\overline{\text{RE}}$	$\overline{\text{WE}}$																				
0	0	Status Reg	Command Reg																				
0	1	Track Reg	Track Reg																				
1	0	Sector Reg	Sector Reg																				
1	1	Data Reg	Data Reg																				
7-14	$\overline{\text{DATA ACCESS LINES}}$	$\overline{\text{DAL0-DAL7}}$	Eight bit inverted Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by $\overline{\text{WE}}$ or transmitter enabled by $\overline{\text{RE}}$ .																				
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference, 2 MHz for 8" drives, 1 MHz for mini-drives.																				

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.
<b>FLOPPY DISK INTERFACE:</b>			
15	STEP	STEP	The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.
22	$\overline{\text{TEST}}$	$\overline{\text{TEST}}$	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated motors.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged.
25	READ GATE (1791/3)	RG	A high level on this output indicates to the data separator circuitry that a field of zeros (or ones) has been encountered, and is used for synchronization.
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When S = 1, SSO is set to a logic 1. When S = 0, SSO is set to a logic 0. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	$\overline{\text{RAW READ}}$	$\overline{\text{RAW READ}}$	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
31	WRITE DATA	WD	A 250 ns (MFM) or 500 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	$\overline{\text{WRITE FAULT}}$ $\overline{\text{VFO ENABLE}}$	$\overline{\text{WF/VFOE}}$	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field.
34	$\overline{\text{TRACK 00}}$	$\overline{\text{TR00}}$	This input informs the FD179X that the Read/Write head is positioned over Track 00.
35	$\overline{\text{INDEX PULSE}}$	$\overline{\text{IP}}$	This input informs the FD179X when the index hole is encountered on the diskette.
36	$\overline{\text{WRITE PROTECT}}$	$\overline{\text{WPRT}}$	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	$\overline{\text{DOUBLE DENSITY}}$	$\overline{\text{DDEN}}$	This pin selects either single or double density operation. When $\overline{\text{DDEN}} = 0$ , double density is selected. When $\overline{\text{DDEN}} = 1$ , single density is selected. This line must be left open on the 1792/4

#### ORGANIZATION

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.


**Data Shift Register**—This 8-bit register assembles serial data from the Read Data input ( $\overline{\text{RAW READ}}$ ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register**—This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

**Track Register**—This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.





FD179X BLOCK DIAGRAM

**Sector Register (SR)**—This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

**Command Register (CR)**—This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)**—This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic**—This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)**—The ALU is a serial comparator, incrementer, and decrements and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control**—All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has two different modes of operation according to the state of DDEN. When DDEN = 0 double density (MFM) is assumed. When DDEN = 1, single density (FM) is assumed.

**AM Detector**—The address mark detector detects ID, data and index address marks during read and write operations.

**PROCESSOR INTERFACE**

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signals RE during a Read operation or WE during a Write operation are interpreted as selecting the following registers:

A1-A0	READ (RE)	WRITE (WE)
0 0	Status Register	Command Register
0 1	Track Register	Track Register
1 0	Sector Register	Sector Register
1 1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt condition is met.

**FLOPPY DISK INTERFACE**

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled.

**HEAD POSITIONING**

Five commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

The rates (shown in Table 1) can be applied to a Step-Direction Motor through the device interface.

**Step**—A 2 μs (MFM) or 4 μs (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

**Direction (DIRC)**—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12 μs before the first stepping pulse is generated.


When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.

**Table 1. STEPPING RATES**

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEN	0	1	0	1	x	x
R1 R0	TEST=1	TEST=1	TEST=1	TEST=1	TEST=0	TEST=0
0 0	3 ms	3 ms	6 ms	6 ms	184 μs	368 μs
0 1	6 ms	6 ms	12 ms	12 ms	190 μs	380 μs
1 0	10 ms	10 ms	20 ms	20 ms	198 μs	396 μs
1 1	15 ms	15 ms	30 ms	30 ms	208 μs	416 μs

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load Timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



HEAD LOAD TIMING

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

In summary for the Type I commands: if  $h = 0$  and  $V = 0$ , HLD is reset. If  $h = 1$  and  $V = 0$ , HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If  $h = 0$  and  $V = 1$ , HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If  $h = 1$  and  $V = 1$ , HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

#### DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM,  $\overline{DDEN}$  should be placed to logical "1." For MFM formats,  $\overline{DDEN}$  should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table.)

For read operations, the FD179X requires  $\overline{RAW}$  READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be

derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations ( $WG = 0$ ), the  $\overline{VFOE}$  (Pin 33) is provided for phase lock loop synchronization.  $\overline{VFOE}$  will go active when:

- Both HLT and HLD are True
- Settling Time, if programmed, has expired
- The 179X is inspecting data off the disk

If  $\overline{WF}/\overline{VFOE}$  is not used, leave open or tie to a 10K resistor to +5.

#### DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ( $\overline{DDEN} = 1$ ) and 250 ns pulses in MFM ( $\overline{DDEN} = 0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

**COMMAND DESCRIPTION**

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

**Table 2. COMMAND SUMMARY**

TYPE COMMAND	BITS									
	7	6	5	4	3	2	1	0		
I Restore	0	0	0	0	h	V	r <sub>1</sub>	r <sub>0</sub>		
I Seek	0	0	0	1	h	V	r <sub>1</sub>	r <sub>0</sub>		
I Step	0	0	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>		
I Step In	0	1	0	u	h	V	r <sub>1</sub>	r <sub>0</sub>		
I Step Out	0	1	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>		
II Read Sector	1	0	0	m	F <sub>2</sub>	E	F <sub>1</sub>	0		
II Write Sector	1	0	1	m	F <sub>2</sub>	E	F <sub>1</sub>	a <sub>0</sub>		
III Read Address	1	1	0	0	0	E	0	0		
III Read Track	1	1	1	0	0	E	0	0		
III Write Track	1	1	1	1	0	E	0	0		
IV Force Interrupt	1	1	0	1	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	l <sub>0</sub>		

Note: Bits shown in TRUE form.

**Table 3. FLAG SUMMARY**

TYPE I COMMANDS
<b>h = Head Load Flag (Bit 3)</b> h = 1, Load head at beginning h = 0, Unload head at beginning
<b>V = Verify flag (Bit 2)</b> V = 1, Verify on destination track V = 0, No verify
<b>r<sub>1</sub>r<sub>0</sub> = Stepping motor rate (Bits 1-0)</b> Refer to Table 1 for rate summary
<b>u = Update flag (Bit 4)</b> u = 1, Update Track register u = 0, No update

**Table 4. FLAG SUMMARY**

TYPE II & III COMMANDS
<b>m = Multiple Record flag (Bit 4)</b> m = 0, Single Record m = 1, Multiple Records
<b>a<sub>0</sub> = Data Address Mark (Bit 0)</b> a <sub>0</sub> = 0, FB (Data Mark) a <sub>0</sub> = 1, F8 (Deleted Data Mark)
<b>E = 15 ms Delay (2MHz)</b> E = 1, 15 ms delay E = 0, no 15 ms delay
<b>(F<sub>2</sub>) S = Side Select Flag (1791/3 only)</b> S = 0, Compare for Side 0 S = 1, Compare for Side 1
<b>(F<sub>1</sub>) C = Side Compare Flag (1791/3 only)</b> C = 0, disable side select compare C = 1, enable side select compare
<b>(F<sub>1</sub>) S = Side Select Flag</b> (Bit 1, 1795/7 only) S = 0 Update SSO to 0 S = 1 Update SSO to 1
<b>(F<sub>2</sub>) b = Sector Length Flag</b> (Bit 3, 1975/7 only)

	Sector Length Field			
	00	01	10	11
b = 0	256	512	1024	128
b = 1	128	256	512	1024

**Table 5. FLAG SUMMARY**

TYPE IV COMMAND
<b>li = Interrupt Condition flags (Bits 3-0)</b> l <sub>0</sub> = 1, Not-Ready to Ready Transition l <sub>1</sub> = 1, Ready to Not-Ready Transition l <sub>2</sub> = 1, Index Pulse l <sub>3</sub> = 1, Immediate Interrupt l <sub>3</sub> -l <sub>0</sub> = 0, Terminate with no Interrupt

**TYPE I COMMANDS**

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (r<sub>0</sub>r<sub>1</sub>), which determines the stepping motor rate as defined in Table 1.

The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h = 1, the head is loaded at the beginning of the command (HLD output is made active). If h = 0, HLD is deactivated. Once the head is loaded, the head will remain engaged until the FD179X receives a command that specifically disengages the head. If the FD179X is idle (busy = 0) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).


The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V = 1, a verification is performed, if V = 0, no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the


ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match but there is valid ID CRC, an interrupt is generated, and Seek Error Status bit (Status bit 4) is set and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FD179X terminates the operation and sends an interrupt, (INTRQ).

The Step, Step-In, and Step-Out commands contain an Update flag (U). When U = 1, the track register is updated by one for each step. When U = 0, the track register is not updated.

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.



TYPE I COMMAND FLOW



TYPE I COMMAND FLOW

**RESTORE (SEEK TRACK 0)**

Upon receipt of this command the Track 00 ( $\overline{TR00}$ ) input is sampled. If  $\overline{TR00}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{TR00}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the  $r_{rfo}$  field are issued until the  $\overline{TR00}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{TR00}$  input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state.

**SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

**STEP**

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the  $r_{rfo}$  field, a verification takes place if the V flag is on. If the u flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

**STEP-IN**

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the  $r_{rfo}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.


**STEP-OUT**

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the  $r_{rfo}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

**TYPE II COMMANDS**

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next en-




**TYPE I COMMAND FLOW**


countered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Sector Length Table	
Sector Length Field (hex)	Number of Bytes in Sector (decimal)
00	128
01	256
02	512
03	1024

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register until the sector regis-



TYPE II COMMAND



TYPE II COMMAND

ter exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C = 0, no side comparison is made. When C = 1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.


The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'b' flag. The 'b' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatibility, the 'b' flag should be set to a one. The

's' flag allows direct control over the SSO Line (Pin 25) and is set or reset at the beginning of the command, dependent upon the value of this flag.


**READ SECTOR**

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and



TYPE II COMMAND



TYPE II COMMAND



the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

**WRITE SECTOR**

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the a<sub>n</sub> field of the command as shown below:

a <sub>n</sub>	Data Address Mark (Bit 0)
1	Deleted Data Mark
0	Data Mark

The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated.

**TYPE III COMMANDS**

**READ ADDRESS**

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The

next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDR	SIDE NUMBER	SECTOR ADDRESS	SECTOR LENGTH	CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

**READ TRACK**


Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Read Track Command. An internal side compare is not performed during a Read Track.

**WRITE TRACK**


Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

GAP III	ID AM	TRACK NUMBER	SIDE NUMBER	SECTOR NUMBER	SECTOR LENGTH	CRC 1	CRC 2	GAP II	DATA AM	DATA FIELD	CRC 1	CRC 2
ID FIELD										DATA FIELD		

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.



TYPE III COMMAND WRITE TRACK




TYPE III COMMAND WRITE TRACK


CONTROL BYTES FOR INITIALIZATION

DATA PATTERN IN DR (HEX)	FD179X INTERPRETATION IN FM (DDEN = 1)	FD1791/3 INTERPRETATION IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

\*Missing clock transition between bits 4 and 5

\*\*Missing clock transition between bits 3 & 4





**TYPE IV COMMAND**

**FORCE INTERRUPT**

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the  $I_0$  through  $I_3$  field is detected. The interrupt conditions are shown below:

- $I_0$  = Not-Ready-To-Ready Transition
- $I_1$  = Ready-To-Not-Ready Transition
- $I_2$  = Every Index Pulse
- $I_3$  = Immediate Interrupt (requires reset, see Note)

**NOTE:** If  $I_0 - I_3 = 0$ , there is no interrupt generated but the current command is terminated and busy is reset. This is the only command that will enable the immediate interrupt to clear on a subsequent Load Command Register or Read Status Register.

**STATUS DESCRIPTION**

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below:

(BITS)							
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Status varies according to the type of command executed as shown in Table 6.

**FORMATTING THE DISK**

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD179X raises the Data Request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, in FM an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

**IBM 3740 FORMAT—128 BYTES/SECTOR**

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.


NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	FF (or 00) <sup>1</sup>
6	00
1	FC (Index Mark)
26	FF (or 00)
6	00
1	FE (ID Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number (1 thru 1A)
1	00
1	F7 (2 CRC's written)
11	FF (or 00)
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
27	FF (or 00)
247**	FF (or 00)

\*Write bracketed field 26 times

\*\*Continue writing until FD179X interrupts out.

Approx. 247 bytes.

1-Optional '00' on 1795/7 only.



**IBM TRACK FORMAT**

**IBM SYSTEM 34 FORMAT-  
256 BYTES/SECTOR**

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	4E
12	00
3	F6
1	FC (Index Mark)
50*	4E
12	00
3	F5
1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01
1	F7 (2 CRCs written)
22	4E
12	00
3	F5
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRCs written)
54	4E
598**	4E

\* Write bracketed field 26 times  
 \*\*Continue writing until FD179X interrupts out. Approx. 598 bytes.

**1. NON-IBM FORMATS**

Variations in the IBM format are possible to a limited extent if the following requirements are met: sector size must be a choice of 128, 256, 512, or 1024 bytes; gap size must be according to the following table. Note that the Index Mark is not required by the 179X. The minimum gap sizes shown are that which is required by the 179X, with PLL lock-up time, motor speed variation, etc., adding additional bytes.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
.	6 bytes 00	12 bytes 00 3 bytes A1
Gap III	10 bytes FF	24 bytes 4E 3 bytes A1
**	4 bytes 00	8 bytes 00
Gap IV	16 bytes FF	16 bytes 4E

\*Byte counts must be exact.

\*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

**ELECTRICAL CHARACTERISTICS**

**MAXIMUM RATINGS**

V<sub>DD</sub> With Respect to V<sub>SS</sub> (Ground) =15 to -0.3V

Operating Temperature

0°C to 70°C

Max. Voltage to Any Input With Respect to V<sub>SS</sub> =15 to -0.3V

Storage Temperature

-55°C to +125°C

V<sub>DD</sub> = I<sub>D</sub> ma Nominal      V<sub>CC</sub> = 35 ma Nominal

**OPERATING CHARACTERISTICS (DC)**

TA = 0°C to 70°C, V<sub>DD</sub> = + 12V ± .6V, V<sub>SS</sub> = 0V, V<sub>CC</sub> = + 5V ± .25V


SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
I <sub>IL</sub>	Input Leakage		10	μA	V <sub>IN</sub> = V <sub>DD</sub>
I <sub>OL</sub>	Output Leakage		10	μA	V <sub>OUT</sub> = V <sub>DD</sub>
V <sub>IH</sub>	Input High Voltage	2.6		V	
V <sub>IL</sub>	Input Low Voltage		0.8	V	
V <sub>OH</sub>	Output High Voltage	2.8		V	I <sub>O</sub> = -100 μA
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>O</sub> = 1.6 mA
P <sub>D</sub>	Power Dissipation		0.5	W	

**TIMING CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm .6\text{V}$ ,  $V_{SS} = 0\text{V}$ ,  $V_{CC} = +5\text{V} \pm .25\text{V}$

**READ ENABLE TIMING**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{RE}$	50			nsec	
THLD	Hold ADDR & CS from $\overline{RE}$	10			nsec	
TRE	$\overline{RE}$ Pulse Width	400			nsec	$C_L = 50\text{ pf}$
TDRR	DRQ Reset from $\overline{RE}$		400	500	nsec	
TIRR	INTRQ Reset from $\overline{RE}$		500	3000	nsec	See Note 5
TDACC	Data Access from $\overline{RE}$			350	nsec	$C_L = 50\text{ pf}$
TDOH	Data Hold From $\overline{RE}$	50		150	nsec	$C_L = 50\text{ pf}$




**READ ENABLE TIMING**

**WRITE ENABLE TIMING**


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{WE}$	50			nsec	See Note 5
THLD	Hold ADDR & CS from $\overline{WE}$	10			nsec	
TWE	$\overline{WE}$ Pulse Width	350			nsec	
TDRR	DRQ Reset from $\overline{WE}$		400	500	nsec	
TIRR	INTRQ Reset from $\overline{WE}$		500	3000	nsec	
TDS	Data Setup to $\overline{WE}$	250			nsec	
TDH	Data Hold from $\overline{WE}$	70			nsec	

**INPUT DATA TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw	Raw Read Pulse Width	100	200		nsec	See Note 1
tbc	Raw Read Cycle Time		1500		nsec	1800 ns @ 70°C
Tc	RCLK Cycle Time		1500		nsec	1800 ns @ 70°C
Tx <sub>1</sub>	RCLK hold to $\overline{Raw\ Read}$	40			nsec	See Note 1
Tx <sub>2</sub>	$\overline{Raw\ Read}$ hold to RCLK	40			nsec	



**WRITE ENABLE TIMING**




**INPUT DATA TIMING**



**WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz)**


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width	450	500	550	nsec	FM
		150	200	250	nsec	MFM
Twg	Write Gate to Write Data		2		$\mu$ sec	FM
			1		$\mu$ sec	MFM
Tbc	Write data cycle Time		2,3, or 4		$\mu$ sec	$\pm$ CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From Write Data	125			nsec	MFM
Twf	Write Gate off from WD		2		$\mu$ sec	FM
			1		$\mu$ sec	MFM
Twdl	WD Valid to Clk	100			nsec	CLK = 1 MHz
		50			nsec	CLK = 2 MHz
Twd2	WD Valid after CLK	100			nsec	CLK = 1 MHz
		30			nsec	CLK = 2 MHz



**WRITE DATA TIMING**

**MISCELLANEOUS TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD	Clock Duty (low)	230	250	20000	nsec	See Note 5 ± CLK ERROR
TCD	Clock Duty (high)	200	250	20000	nsec	
TSTP	Step Pulse Output	2 or 4			μsec	
TDIR	Dir Setup to Step		12		μsec	See Note 5
TMR	Master Reset Pulse Width	50			μsec	
TIP	Index Pulse Width	10			μsec	
TWF	Write Fault Pulse Width	10			μsec	



**MISCELLANEOUS TIMING**

**NOTES:**

1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
2. A PPL Data Separator is recommended for 8" MFM.
3. tbc should be 2 μs, nominal in MFM and 4 μs nominal in FM. Times double when CLK = 1 MHz.
4. RCLK may be high or low during RAW READ (Polarity is unimportant).
5. Times double when clock = 1 MHz.

Table 6. STATUS REGISTER SUMMARY


BIT	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

## STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

## STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.



This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

**WESTERN DIGITAL**

3128 REDHILL AVENUE, BOX 2180  
 NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139

=====

APPENDIX C: FIRMWARE LISTING

=====

```

;
;      TITLE   'DISK MOSS 2.2 MONITOR'
;      MACLIB  Z80
;      PAGE   64
;
; DISK MOSS MONITOR (VERSION 2.2)
;
; 14 JUNE 1980
; ALL RIGHTS RESERVED BY ROBERT B. MASON
;
F000      MOSS:   ORG      0F000H
F000 =    ROM:   EQU      0F000H ;ROM START ADDRESS
0000 =    WSVEC: EQU      0      ;VECTOR FOR WARM RESTART
0002 =    NBKPTS: EQU      2      ;NUMBER OF BREAKPOINTS
0013 =    CTRLS: EQU     13H     ;ASCII DC3
000D =    CR:    EQU     0DH     ;ASCII CARRIAGE RETURN
000A =    LF:    EQU     0AH     ;ASCII LINE FEED
000C =    FMFD: EQU     0CH     ;ASCII FORM FEED
0007 =    BELL:  EQU      7      ;ASCII CNTRL CHAR TO RING THE BELL
0003 =    IOBYTE: EQU      3      ;ADDRESS OF I/O CONTROL BYTE
0020 =    SDATA: EQU     20H     ;SERIAL DATA PORT BASE ADDRESS
0021 =    SINTEN: EQU    SDATA+1 ;SERIAL INTERRUPT ENABLE REGISTER
0022 =    SIDENT: EQU    SDATA+2 ;SERIAL INTERRUPT IDENTIFICATION RE
0023 =    SLCTRL: EQU    SDATA+3 ;SERIAL LINE CONTROL REGISTER
0024 =    SMDMCT: EQU    SDATA+4 ;SERIAL MODEM CONTROL REGISTER
0025 =    SLSTAT: EQU    SDATA+5 ;SERIAL LINE STATUS REGISTER
0026 =    SMDMST: EQU    SDATA+6 ;SERIAL MODEM STATUS REGISTER
;
;
0006 =    SPSV:  EQU      6      ;STACK POINTER SAVE LOCATION
;
; REGISTER STORAGE DISPLACEMENTS FROM
; NORMAL SYSTEM STACK LOCATION.
;
0015 =    ALOC:  EQU     15H
0013 =    BLOC:  EQU     13H
0012 =    CLOC:  EQU     12H
0011 =    DLOC:  EQU     11H
0010 =    ELOC:  EQU     10H
0014 =    FLOC:  EQU     14H
0031 =    HLOC:  EQU     31H
0030 =    LLOC:  EQU     30H
0034 =    PLOC:  EQU     34H
0017 =    SLOC:  EQU     17H
0035 =    TLOC:  EQU     35H
0025 =    TLOCX: EQU     25H
0020 =    LLOCX: EQU     20H
;
;
0009 =    APLOC: EQU      9
000B =    BPLOC: EQU     11
000A =    CPLOC: EQU     10
000D =    DPLOC: EQU     13
000C =    EPLOC: EQU     12
0008 =    FPLOC: EQU      8
000F =    HPLOC: EQU     15
000E =    LPLOC: EQU     14
0007 =    XLOC:  EQU      7
0005 =    YLOC:  EQU      5
0002 =    RLOC:  EQU      2
0003 =    ILOC:  EQU      3
;
; DISK CONTROLLER UNIQUE EQUATES
;

```

```

CP/M MACRO ASSEM 2.0      #002      DISK MOSS 2.2 MONITOR

0030 =          DSTAT EQU          30H      ;DISK STATUS PORT
0030 =          DCMMD EQU          DSTAT    ;DISK COMMAND PORT
0031 =          DTRCK EQU          DSTAT+1  ;DISK TRACK PORT
0032 =          DSCTR EQU          DSTAT+2  ;DISK SECTOR PORT
0033 =          DDATA EQU          DSTAT+3  ;DISK DATA PORT
0034 =          DFLAG EQU          DSTAT+4  ;DISK FLAG PORT
0034 =          DCNTL EQU          DSTAT+4  ;DISK CONTROL PORT
          ;
          ;
0040 =          DISKNO: EQU          40H      ;ACTIVE DISK NUMBER
0041 =          TRACK: EQU          DISKNO+1
0042 =          SECTOR: EQU          TRACK+1
0043 =          SIDE: EQU          SECTOR+1  ;SIDE SELECT HOLD AREA
0044 =          SPT: EQU          SIDE+1    ;SECTORS PER TRACK HOLD
0045 =          TWOSID: EQU          SPT+1  ;SINGLE/DOUBLE SIDED SWITCH HOLD
0046 =          STPRAT: EQU          46H    ;STEP RATE SAVE AREA
0047 =          STATUS: EQU          47H
0048 =          CMND: EQU          STATUS+1
0049 =          LUNIT: EQU          49H    ;LAST USED DRIVE
004A =          CUNIT: EQU          LUNIT+1 ;CURRENT DRIVE
004B =          RWFLG: EQU          4BH
004C =          HSTBUF: EQU          4CH    ;HOST BUFFER ADDRESS
004E =          IDSV: EQU          4EH    ;DISK ID SAVE AREA
0080 =          TBUF: EQU          80H
          ;
          ;
          ; JUMP TARGETS FOR BASIC INPUT/OUTPUT
          ;
F000 C35BF0     CBOOT: JMP          INIT    ;COLD START
F003 C346F6     CONIN: JMP          CI      ;CONSOLE INPUT
F006 C356F6     READER: JMP          RI     ;READER INPUT
F009 C300F6     CONOUT: JMP          CO     ;CONSOLE OUTPUT
F00C C37CF6     PUNCH: JMP          PO     ;PUNCH OUTPUT
F00F C310F6     LIST: JMP          LO     ;LIST OUTPUT
F012 C323F6     CONST: JMP          CSTS   ;CONSOLE STATUS
F015 C36AF1     JMP          IOCHK      ;PUT IOBYTE INTO (A)
F018 C365F1     JMP          IOSET      ;(C) HAS A NEW IOBYTE
F01B C38AF0     JMP          MEMCK     ;MEMORY LIMIT CHECK
F01E C394F6     JMP          RTS       ;IODEF- DEFINE USER I/O ENTRY POINT
F021 C394F6     JMP          RTS       ;SPCL- I/O CONTROL
F024 C3CFF3     JMP          REST      ;BREAKPOINT ENTRY POINT
          ;
          ;
          ; TBL CONTAINS THE ADDRESSES OF THE ACTION ROUTINES
          ; THE EXECUTIVE USES IT TO LOOK UP THE DESIRED ADDRESS.
          ;
F027 F8F0      TBL:    DW          ASGN
F029 5EF5      DW          BOOT
F02B 09F1      DW          QPRT
F02D ACF1      DW          DISP
F02F 09F1      DW          QPRT
F031 3CF1      DW          FILL
F033 FDF1      DW          GOTO
F035 D0F5      DW          HEXN
F037 4DF2      DW          INPT
F039 09F1      DW          QPRT
F03B 09F1      DW          QPRT
F03D 09F1      DW          QPRT
F03F 5DF2      DW          MOVE
F041 09F1      DW          QPRT
F043 55F2      DW          OUPRT
F045 A7F5      DW          PARM
F047 BDF5      DW          QPARM
F049 F6F4      DW          READ
F04B 67F2      DW          SUBS

```

*PROBLEM*

CP/M MACRO ASSEM 2.0 #003 DISK MOSS 2.2 MONITOR

```
F04D 8FF2      DW      MTEST
F04F 09F1      DW      QPRT
F051 91F1      DW      COMP
F053 F7F4      DW      WRITE
F055 ECF2      DW      XMNE
F057 9FF4      DW      I8250
F059 82F1      DW      BYE
```

```
...
; THE COLD INITIALIZATION CODE
...
```

```
F05B F3        INIT:  DI          ;DISABLE INTERRUPTS
F05C 313F00    LXI      SP,3FH    ;USE STACK TO INITIALIZE RESTARTS
F05E 2100C3    LXI      H,JMP*256 ; WITH RESTART ERROR VECTO
F062 11B2F6    LXI      D,RSTER
F065 0610      MVI      B,16     ;16 TIMES (64 BYTES)
F067 D5        INIT1:  PUSH     D
F068 E5        PUSH     H
                        DJNZ   INIT1

F069+10FC     LXI      SP,FAKE-2 ;SET UP TEMPORARY STACK
F06B 3195F0    MVI      A,0      ; SKIP THE NEXT INST
F06E 3E00      ORG      $-1      ;SAVE A BYTE HERE
F06F
```

```
...
; MEMSIZ CALCULATES THE TOP OF CONTIGUOUS RAM. IT SEARCHES
; FROM THE BOTTOM UP UNTIL A NON-RAM LOCATION IS
; FOUND. IT THEN TAKES OFF FOR MONITOR WORK SPACE
; NEEDS AND RETURNS THE VALUE IN (H,L).
...
```

```
F06F C5        MEMSIZ:  PUSH    B          ;MONITOR START LOCATION
F070 0100F0    LXI      B,ROM
F073 21FFFF    LXI      H,-1     ;START OF MEMORY ADDRESS SPACE
F076 24        MEMSZ1:  INR      H
F077 7E        MOV      A,M
F078 2F        CMA
F079 77        MOV      M,A
F07A BE        CMP      M
F07B 2F        CMA
F07C 77        MOV      M,A
                        JRNZ   MEMSZ2


F07D+2004     MOV      A,H          ;SEE IF ON MONITOR BORDER
F07F 7C        CMP      B
F080 B8        JRNZ   MEMSZ1

F081+20F3     MEMSZ2:  DCR      H          ;TAKE OFF WORKSPACE
F083 25        LXI      B,EXIT-ENDX-3*NBKPTS+1
F084 01DEFF    DAD     B
F087 09        POP     B
F088 C1        POP     B          ;(B,C) IS UNPREDICTABLE DURING INIT
F089 C9        RET
```

```
...
; ROUTINE MEMCHK FINDS THE CURRENT TOP OF CONTIGUOUS MEMORY
; (LESS THE MONITOR WORKSPACE) AND RETURNS THE VALUE.
...
```

```
F08A E5        MEMCK:  PUSH    H          ;SAVE (H,L)
F08B CD6FF0    CALL   MEMSIZ     ;GET THE RAM SIZE
F08E 7D        MOV      A,L
F08F D63C      SUI     60        ;TAKE OFF WORK SPACE
                        JRNC  MEMCK0

F091+3001     MEMCK0:  DCR      H
F093 25        MOV      B,H
F094 44        POP     H
F095 E1        POP     H
F096 C9        RET
```



```

CP/M MACRO ASSEM 2.0      #004      DISK MOSS 2.2 MONITOR

F097 99F0      FAKE:   DW      FAKE+2
F099 F9        SPHL
F09A 1145F4    LXI      D,EXIT
F09D EB        XCHG
F09E 011D00    LXI      B,ENDX-EXIT
                LDIR

FOA1+EDB0
FOA3 010600    LXI      B,3*NBKPTS
FOA6 D5        PUSH     D
FOA7 E1        POP      H
FOA8 2B        DCX      H
                LDIR

FOA9+EDB0
FOAB 21E8FF    LXI      H,-24
FOAE 39        DAD      SP
FOAF E5        PUSH     H
FOB0 23        INX      H      ;ADJUST USER STACK LOCATION
FOB1 23        INX      H
FOB2 220600    SHLD    SPSV    ;SAVE THE STACK INITIAL VALUE
FOB5 160A      MVI     D,10    ;INITIALIZE REGISTER STORAGE AREA
FOB7 C5        INIT2:  PUSH    B
FOB8 15        DCR      D      ;LOOP CONTROL
                JRNZ    INIT2

FOB9+20FC
                ; INSERT I/O INIT CODE HERE
FOBB CD59F5    CALL    DINIT   ;SEE IF AUTO BOOT WANTED
FOBE CD9FF4    CALL    I8250   ;INITIALIZE THE 8250
FOC1 CD94F6    CALL    RTS
FOC4 2190F4    LXI     H,LOGMSG ;LOG ONTO THE SYSTEM
FOC7 CD95F6    CALL    PRTWD
                JR      WINIT   ;GO TO MONITOR EXECUTIVE

FOCA+1843
                ;
                ; ROUTINE EXF READS ONE PARAMETER. IT EXPECTS THE FIRST
                ; CHARACTER OF THE PARAMETER TO BE IN THE A REGISTER
                ; ON ENTRY.
                ;
FOCC 0601      EXF:   MVI     B,1      ;SET UP FOR ONE PARAMETER
FOCE 210000    LXI     H,0
                JR      EX1     ;FIRST CHARACTER IN A ALREADY

FOD1+180C
                ;
                ; ROUTINE EXPR READS PARAMETERS FROM THE CONSOLE
                ; AND DEVELOPS A 16 BIT HEXADECIMAL FOR EACH ONE.
                ; THE NUMBER OF PARAMETERS WANTED IS IN THE B REG
                ; ON ENTRY. A CARRIAGE RETURN WILL TERMINATE THE
                ; ENTRY SEQUENCE; A BLANK OR A COMMA WILL END THE
                ; CURRENT PARAMETER ENTRY. EACH PARAMETER ONLY
                ; TAKES THE LAST 4 DIGITS TYPED IN; ANY EXCESS IS
                ; DISCARDED. A NON-HEX DIGIT WILL TERMINATE THE
                ; ENTRY SEQUENCE AND CAUSE A WARM BOOT OF THE MON.
                ;
AS3:          DJNZ    AS2      ;PART OF THE ASSIGN CODE

FOD3+1079      EX3:   JRNZ    QPRT    ;NON-ZERO IS ERROR

FOD5+2032
FOD7 05        EXPR1:  DCR      B      ;MORE PARAMETERS?
FOD8 C8        RZ          ;NO, RETURN
FOD9 210000    EXPR:   LXI     H,0      ;INITIALIZE PARAMETER
FODC CD7BF3    EXO:   CALL    ECHO    ;GET NEXT NUMBER
FODF 4F        EX1:   MOV     C,A      ;SAVE CHAR FOR LATER USE
FOE0 CDB0F3    CALL    NIBBLE
FOE3+3808      JRC      EX2     ;NOT A NUMBER, JUMP

```



```

CP/M MACRO ASSEM 2.0      #005      DISK MOSS 2.2 MONITOR
FOE5 29                   DAD      H          ;MULTIPLY BY 16
FOE6 29                   DAD      H
FOE7 29                   DAD      H
FOE8 29                   DAD      H
FOE9 B5                   ORA      L          ;ADD ON NEW DIGIT
FOEA 6F                   MOV      L,A
                                JR      EXO          ;GO GET NEXT DIGIT

FOEB+18EF
FOED E3                   EX2:   XTHL          ;PUT UNDER RETURN ADDRESS ON STACK
FOEE E5                   PUSH     H          ;RESTORE RETURN ADDRESS
FOEF 79                   MOV      A,C        ;REGET THE LAST CHARACTER
FOF0 CDC3F3              CALL    P2C        ;TEST FOR DELIMITER
                                JRNC   EX3          ;JUMP IF NOT CARRIAGE RETURN

FOF3+30E0
                                DJNZ   QPRT        ;CARRET WITH MORE PARAM MEANS ERROR

FOF5+1012
FOF7 C9                   RET

;
; MAIN ACTION ROUTINES
;
; LOGICAL ASSIGNMENT OF PERIPHERALS
;
; THIS ROUTINE CONTROLS THE ASSIGNMENT OF PHYSICAL
; PERIPHERALS TO THE FOUR LOGICAL DEVICE TYPES. IT
; ALTERS IOBYTE (MEMORY LOCATION 0003) TO MATCH THE
; CURRENT ASSIGNMENT. THE FOUR LOGICAL DEVICES ARE
; CONSOLE, READER, LIST, AND PUNCH. IN ALL CASES,
; THE TTY DEVICE IS SET UP AS THE DEFAULT DEVICE.
;
FOF8 CD7BF3              ASGN:   CALL    ECHO      ;GET THE LOGICAL DEVICE DESIRED
FOFB 216EF1              LXI     H,ALT        ;START OF CONVERSION TABLE
FOFE 110500              LXI     D,APT-ALT    ;DISTANCE BETWEEN LOGICAL C
F101 0604              MVI     B,4         ;NUMBER OF LOGICAL CHOICES
F103 BE                 ASO:   CMP      M          ;IS THIS ONE IT?
                                JRZ    AS1          ;YES, JUMP

F104+2842
F106 19                   DAD      D          ;NO, GO TO NEXT LOGICAL ENTRY
                                DJNZ   ASO

F107+10FA
F109 218CF4              QPRT:  LXI     H,QMSG   ;GET ADDRESS OF QUESTION MARK MSG
F10C CD98F6              CALL    PRTWA       ;PRINT IT

;
; THE WARM START CODE
;
F10F 2A0600              WINIT:  LHLD    SPSV   ;RESET THE STACK
F112 F9                  SPHL
F113 210FF1              WINITA: LXI     H,WINIT ;RESET RETURN AND WARM START VECTOR
F116 E5                  PUSH     H
F117 220100              SHLD    WSVEC+1
F11A 3EC3              MVI     A,0C3H
F11C 320000              STA     WSVEC
F11F CDA9F6              CALL    CRLF        ;START A NEW LINE
F122 CD78F3              CALL    DECHO       ;GET THE COMMAND
F125 D641              SUI     'A'         ;GET RID OF ASCII ZONE
                                JRC     QPRT        ;BAD COMMAND

F127+38E0
F129 FE1A              CPI     'Z'-'A'+1   ;CHECK UPPER LIMIT
                                JRNC   QPRT        ;BAD COMMAND

F12B+30DC
F12D 87                  ADD     A           ;DOUBLE IT FOR TABLE OFFSET
F12E 5F                  MOV     E,A         ;SET UP FOR DOUBLE ADD
F12F 1600              MVI     D,0
F131 0602              MVI     B,2         ;SET UP FOR TWO PARAMETERS

```



```

CP/M MACRO ASSEM 2.0      #007      DISK MOSS 2.2 MONITOR

F176 50                   DB          'P'          ;PUNCH TO HIGH SPEED PUNCH
F177 54                   DB          'T'          ;PUNCH TO TTY
F178 52                   ART:       DB          'R'          ;LOGIPAL READER DEVICE TABLE
F179 32                   DB          '2'          ;USER DEVICE #2
F17A 31                   DB          '1'          ;USER DEVICE #1
F17B 50                   DB          'P'          ;READER TO HIGH SPEED READER
F17C 54                   DB          'T'          ;READER TO TTY
F17D 43                   ACT:       DB          'C'          ;LOGIPAL CONSOLE DEVICE TABLE
F17E 31                   DB          '1'          ;USER DEVICE #1
F17F 42                   DB          'B'          ;CONSOLE TO BATCH (PRINTER OR PTR)
F180 43                   DB          'C'          ;CONSOLE TO CRT
F181 54                   DB          'T'          ;CONSOLE TO TTY

:
: THE BYE ROUTINE IS USED TO PREVENT UNAUTHORIZED USAGE
: OF THE SYSTEM. THE SYSTEM LOCKS UP AND WILL NOT
: RESPOND TO ANYTHING OTHER THAN TWO ASCII BELL
: CHARACTERS. WHEN IT SEES THEM CONSECUTIVELY,
: CONTROL IS RETURNED TO THE MONITOR WITHOUT ALTERING
: ANYTHING.
:
F182 0602                BYE:       MVI          B,2          ;SET UP FOR TWO CHARACTERS
F184 CD8FF6              BYE1:      CALL          CONI         ;GO READ THE CONSOLE
F187 FE07                CPI          BELL         ;SEE IF AN ASCII BELL
:                          JRNZ         BYE          ;NO, START OVER AGAIN
F189+20F7                CALL          ECH1         ;ECHO THE BELL
F18B CD7EF3              DJNZ         BYE1         ;NOT YET, GET NEXT ONE
:
F18E+10F4                RET          ;RETURN TO MONITOR
F190 C9

:
: COMPARE ROUTINE
:
: THIS ROUTINE COMPARES TWO BLOCKS OF MEMORY AGAINST EACH
: OTHER. IF A DIFFERENCE IN THE RELATIVE ADDRESSES
: IS DETECTED, THE ADDRESS OF THE FIRST BLOCK IS
: DISPLAYED, ALONG WITH ITS CONTENTS AND THE CONTENTS
: OF THE OTHER BLOCK'S SAME RELATIVE ADDRESS.
:
F191 CD86F3              COMP:     CALL          EXPR3      ;GO GET THREE PARAMETERS
F194 0A                  CMPA:     LDAX          B          ;GET SOURCE 2 DATA
F195 C5                  PUSH         B          ;SAVE SOURCE 2 POINTER
F196 46                  MOV          B,M         ;READ SOURCE 1 DATA
F197 B8                  CMP          B          ;COMPARE DATA
:                          JRZ          CMPB         ;JUMP IF OK
F198+280C                PUSH         PSW         ;SAVE SOURCE 2 DATA
F19A F5                  CALL          LADRB        ;WRITE THE ADDRESS
F19B CDFBF5              MOV          A,B         ;GET SOURCE 1 DATA
F19E 78                  CALL          DASH1        ;FORMAT
F1A2 F1                  POP          PSW         ;REGET SOURCE 2 DATA
F1A3 CDE6F5              CALL          HEX1         ;OUTPUT IT
F1A6 C1                  CMPB:     POP          B
F1A7 CD9BF3              CALL          HILOXB       ;INCREMENT SOURCE 1 POINTER AND SEE
:                          JR          CMPA         ;JUMP IF NOT DONE YET

F1AA+18E8

:
: DISPLAY ACTION ROUTINE
:
: THIS ROUTINE DISPLAYS A BLOCK OF MEMORY ON THE
: CURRENT CONSOLE DEVICE (CONSOLE DUMP). THE USER
: MUST SPECIFY THE START AND FINISH ADDRESSES.
: THE DISPLAY IS ORGANIZED TO DISPLAY UP TO 16 BYTES
: PER DISPLAY LINE, WITH ALL COLUMNS ALIGNED SO
: EACH COLUMN HAS THE SAME LAST HEX DIGIT IN ITS ADDR

```

```

CP/M MACRO ASSEM 2.0      #008      DISK MOSS 2.2 MONITOR

;
F1AC CDA4F6      DISP:  CALL  EXLF      ;GO GET BLOCK LIMITS
F1AF CDFBF5      DIS1:  CALL  LADRB     ;DISPLAY THE START ADDRESS
F1B2 7D          MOV    A,L        ;SEE IF ON 16 BYTE BOUNDARY
F1B3 CDF0F1      CALL  TRPLSP    ;SKIP OVER TO RIGHT COLUMN
F1B6 E5          PUSH   H          ;SAVE (H,L)
F1B7 7E          DIS2:  MOV    A,M        ;GET THE CONTENTS
F1B8 CDE6F5      CALL  HEX1      ;OUTPUT IT
F1BB CD8FF3      CALL  HILO      ;INCREMENT, CHECK POINTER
                                JRC    DIS7    ;DONE IF CARRY SET

F1BE+382A
F1C0 CDFEF5      CALL  BLK        ;MAKE COLUMNS
F1C3 7D          MOV    A,L        ;READY FOR NEW LINE?
F1C4 E60F        ANI    OFH
                                JRNZ   DIS2

F1C6+20EF
F1C8 E1          DIS3:  POP    H          ;REGET LINE START ADDRESS
F1C9 7D          MOV    A,L        ;SKIP OVER TO RIGHT SPACE
F1CA E60F        ANI    OFH
F1CC CDF5F1      CALL  TRPL2
F1CF 7E          DIS4:  MOV    A,M        ;GET MEMORY VALUE
F1D0 E67F        ANI    7FH        ;STRIP OFF PARITY BIT
F1D2 4F          MOV    C,A        ;SET UP FOR OUTPUT
F1D3 FE20        CPI    ' '        ;SEE IF PRINTABLE IN ASCII
                                JRC    DIS5    ;JUMP IF SO

F1D5+3804
F1D7 FE7E        CPI    7EH        ;
                                JRC    DIS6

F1D9+3802
F1DB 0E2E        DIS5:  MVI    C,'.'    ;ELSE, PRINT A DOT
F1DD CD09F0      DIS6:  CALL  CONOUT
F1E0 CD9CF3      CALL  HILOX     ;INCREMENT (H,L) AND SEE IF DONE
F1E3 7D          MOV    A,L        ;NOT DONE, READY FOR NEW LINE?
F1E4 E60F        ANI    OFH
                                JRNZ   DIS4    ;JUMP IF NOT

F1E6+20E7        JR     DIS1      ;DO THE NEXT LINE

F1E8+18C5
F1EA 93          DIS7:  SUB    E          ;SKIP OVER TO START ASCII PRINTOUT
F1EB CDF0F1      CALL  TRPLSP    ;GO PRINT THE ASCII

F1EE+18D8
;
F1F0 E60F        TRPLSP: ANI    OFH      ;ISOLATE THE LOW FOUR BITS
F1F2 47          MOV    B,A        ;PREPARE TO SPACE OVER TO RIGHT COL
F1F3 87          ADD    A          ;TRIPLE THE COUNT
F1F4 80          ADD    B
F1F5 47          TRPL2:  MOV    B,A      ;PUT BACK INTO B
F1F6 04          INR    B          ;ADJUST COUNTER
F1F7 CDFEF5      TRPL1:  CALL  BLK        ;DO THE SPACING
                                DJNZ   TRPL1 ;NO, DO ANOTHER COLUMN

F1FA+10FB
F1FC C9          RET

;
; GO TO ACTION ROUTINE
;
;
; GOTO COMMAND TRANSFERS CONTROL TO A SPECIFIED ADDRESS.
; IT ALLOWS THE SELECTIVE SETTING OF UP TO TWO BREAKPOINT
;

```

```

CP/M MACRO ASSEM 2.0   #009   DISK MOSS 2.2 MONITOR

F200+3837
F202+2810
F204 CDCCF0           CALL   EXF   ;GET NEW GOTO ADDRESS
F207 D1              POP    D
F208 213400         LXI    H,PLOC ;PUT ADDRESS IN PC LOCATION
F20B 39             DAD    SP
F20C 72             MOV    M,D   ;LOW BYTE
F20D 2B            DCX    H
F20E 73            MOV    M,E   ;HIGH BYTE
F20F 79            MOV    A,C
F210 FEOD          CPI    CR   ;SEE IF A CR WAS LAST ENTERED
                    JRZ    GO3

F212+2825
F214 0602          GO0:   MVI    B,NBKPTS
F216 213500         LXI    H,TLOC ;POINT TO TRAP STORAGE
F219 39           DAD    SP
F21A C5           GO1:   PUSH   B       ;SAVE NUMBER OF BREAKPOINTS
F21B E5           PUSH   H       ;SAVE STORAGE POINTER
F21C 0602         MVI    B,2     ;SET UP TO GET A TRAP ADDRESS
F21E CDD7F0       CALL   EXPR1   ;GET A TRAP ADDRESS
F221 D1           POP    D       ;GET THE TRAP ADDRESS INTO (D,E)
F222 E1           POP    H       ;REGET THE STORAGE ADDRESS
F223 7A           MOV    A,D     ;INSURE THE TRAP ADDRESS ISN'T ZERO
F224 B3           ORA    E
                    JRZ    GO2   ;JUMP IF SO

F225+280A
F227 73           MOV    M,E     ;SAVE THE BREAKPOINT ADDRESS
F228 23           INX    H
F229 72           MOV    M,D
F22A 23           INX    H
F22B 1A           LDAX   D       ;SAVE THE INSTRUCTION FROM THE BP A
F22C 77           MOV    M,A
F22D 23           INX    H
F22E 3ECF        MVI    A,RST OR 8 ;INSERT THE BREAKPOINT
F230 12           STAX   D
F231 79           GO2:   MOV    A,C     ;REGET THE DELIMITER TO SEE
F232 FEOD        CPI    CR   ; IF WE ARE DONE SETTING BREAKPOIN
F234 C1           POP    B     ; UNLOAD THE STACK FIRST
                    JRZ    GO3   ;YES, JUMP

F235+2802
                    DJNZ   GO1   ;JUMP IF NOT AT BP LIMIT

F237+10E1
F239 CDA9F6       GO3:   CALL   CRLF
F23C E1           POP    H       ;GET RID OF STACK JUNK
F23D 2143F4      LXI    H,RS9
F240 E5           PUSH   H
F241 21CFF3      LXI    H,REST
F244 220900      SHLD  9       ;SET BREAKPOINT JUMP VECTOR ADDRESS
F247 211800      LXI    H,24   ;FIND REGISTER SET ROUTINE ADDRESS
F24A 39           DAD    SP
F24B D1           POP    D       ;ADJUST THE STACK
F24C E9           PCHL   ;GO TO THE DESIRED PLACE

:
: GENERAL PURPOSE INPUT/OUTPUT ROUTINES
:
: THESE ROUTINES ALLOW BYTE-BY-BYTE INPUT OR OUTPUT FROM
: THE CURRENT CONSOLE DEVICE. THEY ARE INVOKED BY
: THE MONITOR "I" OR "O" COMMAND, THEN ANSWERING THE
: QUESTIONS WHICH APPEAR ON THE CONSOLE.
:
F24D CDD7F0      INPT:  CALL   EXPR1   ;GET INPUT PORT NUMBER
F250 C1           POP    B       ;GET PORT # INTO C REGISTER
                    INP    E       ;READ VALUE INTO E REGISTER

```

```

CP/M MACRO ASSEM 2.0  #010  DISK MOSS 2.2 MONITOR

F251+ED58
F253+1851
F255 CDD9F0  OUP:  CALL  EXPR  ;GET THE ADDRESS AND DATA FOR OUTPU
F258 D1      POP   D      ;DATA VALUE INTO E
F259 C1      POP   B      ;PORT INTO C
                OUP   E      ;DO THE OUTPUT
F25A+ED59
F25C C9      RET

:
: MOVE ROUTINE
:
: THIS ROUTINE EXPECTS THREE PARAMETERS, ENTERED IN T
: SOURCE FIRST BYTE ADDRESS
: SOURCE LAST BYTE ADDRESS
: DESTINATION FIRST BYTE ADDRESS
:
F25D CD86F3  MOVE:  CALL  EXPR3  ;GET THREE PARAMETERS
F260 7E      MOV1:  MOV   A,M   ;GET NEXT BYTE
F261 02      STAX  B      ;MOVE IT
F262 CD9BF3  CALL  HILOXB ;GO INCREMENT, CHECK SOURCE POINTER
                JR    MOV1   ;NOT THERE YET, GO DO IT AGAIN
F265+18F9

:
: SUBSTITUTE ACTION ROUTINE
:
: THIS ROUTINE ALLOWS THE USER TO INSPECT ANY MEMORY LOCATIO
: AND ALTER THE CONTENTS, IF DESIRED AND IF THE ADDRE
: IS IN RAM. THE CONTENTS MAY BE LEFT UNALTERED
: BY ENTERING A SPACE, COMMA, OR A CARRIAGE RETURN.
: A CARRIAGE RETURN IS ENTERED, THE ROUTINE IS TERMIN
: IF A SPACE OR COMMA IS ENTERED, THE ROUTINE
: PROCEEDS TO THE NEXT LOCATION AND PRESENTS THE USER
: WITH AN OPPORTUNITY TO ALTER IT.
:
F267 CDD7F0  SUBS:  CALL  EXPR1  ;GO GET ONE PARAMETER
F26A E1      POP   H      ;GET THE START ADDRESS
F26B 7E      SUB1:  MOV   A,M   ;GET THE CONTENTS OF THE ADDRESS
F26C CDF4F5  CALL  DASH1  ;DISPLAY IT ON CONSOLE AND A DASH
F26F CDCOF3  CALL  PCHK  ;GET, CHECK CHARACTER
F272 D8      RC      ;DONE IF CARRIAGE RETURN
                JRZ   SUB2   ;NO CHANGE IF BLANK OR ,
F273+280F
F275 FE0A    CPI   LF      ;SEE IF PREVIOUS BYTE WANTED
                JRZ   SUB3   ;YES, DO IT
F277+280D
F279 E5      PUSH  H      ;SAVE MEMORY POINTER
F27A CDCCF0  CALL  EXF   ;GO GET REST OF NEW VALUE
F27D D1      POP   D      ;NEW VALUE TO E REGISTER
F27E E1      POP   H      ;RESTORE MEMORY POINTER
F27F 73      MOV   M,E   ;PUT DOWN NEW VALUE
F280 79      MOV   A,C   ;GET THE DELIMITER
F281 FE0D    CPI   CR      ;SEE IF DONE (CARRIAGE RETURN)
F283 C8      RZ      ;YES, RETURN TO MONITOR
F284 23      SUB2:  INX   H      ;NO, INCREMENT MEMORY POINTER
F285 23      INX   H      ;ALLOW A FALL-THROUGH ON THE NEXT I
F286 2B      SUB3:  DCX   H      ;ADJUST (H,L) AS APPROPRIATE
F287 7D      MOV   A,L   ;GET LO ADDRESS BYTE
F288 E607    ANI   7      ;SEE IF ON A BOUNDARY
F28A CCFBF5  CZ      LADRB  ;CALL IF ON THE BOUNDARY
                JR    SUB1   ;GO DO THE NEXT LOCATION
F28D+18DC

```

CP/M MACRO ASSEM 2.0 #011 DISK MOSS 2.2 MONITOR

```

;
; MTEST ROUTINE TESTS A SPECIFIED BLOCK OF MEMORY TO
; SEE IF ANY HARD DATA BIT FAILURES EXIST. IT IS
; NOT AN EXHAUSTIVE TEST, BUT JUST A QUICK INDICATION
; OF THE MEMORY'S OPERATIVENESS.
;
F28F CDA4F6 MTEST: CALL EXLF
F292 7E MTEST1: MOV A,M ;READ A BYTE
F293 F5 PUSH PSW ;SAVE IT
F294 2F CMA ;COMPLEMENT IT
F295 77 MOV M,A ;WRITE IT
F296 AE XRA M ;RESULT SHOULD BE ZERO
F297 C4A1F2 CNZ BITS ;LOG ERROR IF NOT
F29A F1 MTEST2: POP PSW ;RESTORE ORIGINAL BYTE
F29B 77 MOV M,A
F29C CD9CF3 CALL HILOX ;POINT TO NEXT AND SEE IF DONE
;
F29F+18F1 JR MTEST1 ;NO, CONTINUE
;
F2A1 D5 ;BITS: PUSH D ;SAVE (D,E)
F2A2 5F MOV E,A ;SAVE ERROR PATTERN IN E
F2A3 CDFBF5 CALL LADRB ;FIRST PRINT THE ADDRESS
F2A6 0608 BITS2: MVI B,8 ;LOOP CONTROL FOR 8 BITS
F2A8 7B BITS1: MOV A,E ;GET NEXT BIT
F2A9 07 RLC ; INTO CARRY
F2AA 5F MOV E,A ;SAVE REST
F2AB 3E18 MVI A,'0'/2 ;BUILD ASCII 1 OR 0
F2AD 17 RAL ; CARRY DETERMINES WHICH
F2AE 4F MOV C,A ;NOW, OUTPUT IT
F2AF CD09F0 CALL CONOUT
DJNZ BITS1 ;DO IT AGAIN
;
F2B2+10F4 POP D
F2B4 D1 RET
F2B5 C9
;
; EXAMINE REGISTERS COMMAND INSPECTS THE VALUES OF THE
; THE REGISTERS STORED BY THE LAST ENCOUNTERED BREAKPOINT
; THE VALUES MAY BE MODIFIED IF DESIRED.
;
F2B6 23 XAA: INX H ;SKIP OVER TO NEXT ENTRY
F2B7 23 INX H
F2B8 34 XA: INR M ;SEE IF AT END OF TABLE
F2B9 C8 RZ ;COULDN'T FIND MATCH, QUIT
F2BA F2C1F2 JP XAB ;SORT OUT BIT 7 OF TABLE
F2BD F680 ORI 80H ;SET IT ON TEST VALUE
JR XAC
;
F2BF+1802 XAB: ANI 7FH ;RESET BIT 7
F2C1 E67F XAC: DCR M ;TO BE PULLED OUT IN ROM
F2C3 35 CMP M ;SEE IF THIS IS IT
F2C4 BE JRNZ XAA ;NO, GO TRY AGAIN
;
F2C5+20EF CALL BLK ;YES, PREPARE TO SHOW CURRENT VALUE
F2C7 CDFEF5 CALL PRTVAL ;GO PRINT THE VALUE
F2CA CD15F3 CALL DASH ;PROMPT A NEW VALUE
F2CD CDF7F5 CALL PCHK ;GET THE INPUT
F2D0 CDCOF3 RC ;DONE IF CARRIAGE RETURN
F2D3 D8 JRZ XF ;JUMP IF NO CHANGE DESIRED
;
F2D4+2812 F2D6 E5 PUSH H ;TO BE CHANGED, SAVE POINTER
F2D7 CDCCF0 CALL EXF ;GET THE NEW VALUE
F2DA E1 POP H ; INTO (H,L)
F2DB 7D MOV A,L ;GET THE NEW LOW BYTE
F2DC 13 INX D ;ADJUST POINTER

```

```

CP/M MACRO ASSEM 2.0      #012      DISK MOSS 2.2 MONITOR

F2DD 12                    STAX      D      ;PUT IT DOWN
F2DE E3                    XTHL     A,M    ;RECOVER THE TABLE POINTER
F2DF 7E                    MOV     A,M    ;GET THE ATTRIBUTES
F2E0 E3                    XTHL     A,M    ;SET THE STACK STRAIGHT
F2E1 07                    RLC     A,M    ;SEE IF 8 BIT REGISTER
                                ;JUMP IF SO

F2E2+3003                  INX     D      ;REGISTER PAIR, DO OTHER 8 BITS
F2E4 13                    MOV     A,H
F2E5 7C                    STAX   D
F2E6 12                    POP     H      ;RESTORE THE TABLE POINTER
F2E7 E1                    XF:    MOV     A,C    ;SEE IF IT WAS A CR
F2E8 79                    XF:    CPI     CR
F2E9 FE0D                  RZ     ;DONE IF SO
F2EB C8                    XMNE:  LXI    H,ACTBL ;GET ADDRESS OF REGISTER LOOK-UP TA
F2EC 213DF3                XMNE1: CALL   PCHK   ;FIND OUT WHAT ACTION IS WANTED
F2EF CDC0F3                JRC    XG     ;SHOW ALL IF CARRIAGE RETURN

F2F2+380B                  JRZ    XMNE1  ;IGNORE BLANKS OR COMMAS

F2F4+28F9                  CPI     ' '    ;SEE IF PRIMES WANTED
F2F6 FE27                  JRNZ   XA     ;NO, MUST BE SINGLE REGISTER

F2F8+20BE                  LXI    H,PRMTB ;YES, SET TABLE ADDRESS
F2FA 2155F3                JR     XMNE1  ; AND FIND OUT WHICH ONE

F2FD+18F0                  ;
F2FF 7E                    ;XG:  MOV     A,M
F300 4F                    MOV     C,A
F301 3C                    INR     A     ;SEE IF AT END OF TABLE
F302 C8                    RZ     ;DONE IF SO
F303 FCA9F6                CM     CRLF  ;START A NEW LINE IF BIT 7 IS SET
F306 CD09F0                CALL   CONOUT
F309 CDF7F5                CALL   DASH  ;PROMPT FOR A NEW VALUE
F30C CD15F3                CALL   PRTVAL ;GO PRINT THE VALUE
F30F CDFEF5                CALL   BLK   ;FORMATTER
F312 23                    INX     H     ;POINT TO NEXT ENTRY
                                JR     XG     ;DO THE NEXT VALUE

F313+18EA                  ;
F315 23                    ;PRTVAL: INX   H     ;POINT TO NEXT ENTRY
F316 7E                    MOV     A,M   ;GET OFFSET AND ATTRIBUTES BYTE
F317 E63F                  ANI    3FH   ;ISOLATE THE OFFSET
F319 C602                  ADI    2     ;ALLOW FOR RETURN ADDRESS
F31B EB                    XCHG   ;SWAP POINTERS
F31C 6F                    MOV     L,A  ;BUILD THE ADDRESS OF THE REG CONTE
F31D 2600                  MVI    H,0
F31F 39                    DAD    SP
F320 EB                    XCHG   ;RE-SWAP THE POINTERS
F321 7E                    MOV     A,M   ;NOW FIND OUT ATTRIBUTES
F322 0601                  MVI    B,1   ;SET UP FOR SINGLE REG VALUE
F324 07                    RLC     ;
                                JRNC   PV1   ;JUMP IF SINGLE REGISTER VALUE WANT

F325+300E                  INR     B     ;SET UP FOR REGISTER PAIR
F327 04                    RLC     ;
F328 07                    JRNC   PV1   ;JUMP IF REGISTER PAIR IS NEXT

F329+300A                  PUSH   H     ;SPECIAL CASE FOR MEMORY REGISTER
F32B E5                    LDAX  D     ;BUILD ADDRESS IN (H,L)
F32C 1A                    MOV     H,A
F32D 67                    DCX    D
F32E 1B                    LDAX  D
F32F 1A                    MOV     L,A
F330 6F                    MOV     L,A

```



```

CP/M MACRO ASSEM 2.0      #013      DISK MOSS 2.2 MONITOR

F331 7E                   MOV      A,M      ;GET THE MEMORY VALUE
F332 E1                   POP      H      ;RESTORE (H,L)
                          DJNZ     PV2      ;ALWAYS JUMP

F333+1001
F335 1A                   PV1:    LDAX     D      ;GET THE REGISTER CONTENTS
F336 CDE6F5              PV2:    CALL     HEX1   ;OUTPUT THE VALUE
F339 1B                   DCX     D      ;ADJUST THE MEMORY POINTER
                          DJNZ     PV1

F33A+10F9
F33C C9                   RET

;
;ACTBL:  DB      80H+'A',ALOC
;        DB      'B',BLOC
;        DB      'C',CLOC
;        DB      'D',DLOC
;        DB      'E',ELOC
;        DB      'F',FLOC
;        DB      'H',HLOC
;        DB      'L',LLOC
;        DB      80H+'M',HLOC+0COH
;        DB      'P',PLOC+80H
;        DB      'S',SLOC+80H
;        DB      'I',ILOC
;
; REST OF Z-80 REGISTER OFFSETS
;
;PRMTB:  DB      80H+'A',APLOC
;        DB      'B',BPLOC
;        DB      'C',CPLOC
;        DB      'D',DPLOC
;        DB      'E',EPLOC
;        DB      'F',FPLOC
;        DB      'H',HPLOC
;        DB      'L',LPLOC
;        DB      80H+'M',HPLOC+0COH
;        DB      'X',XLOC+80H
;        DB      'Y',YLOC+80H
;        DB      'R',RLOC
;        DB      OFFH

;
; GENERAL PURPOSE ROUTINES
;
; ROUTINE CONV CONVERTS THE LOW ORDER NIBBLE OF THE
; ACCUMULATOR TO ITS ASCII EQUIVELANT. IT
; PUTS THE RESULT INTO C FOR LATER OUTPUT.
;
;CONV:   ANI      0FH      ;STRIP OFF BITS 4-7
;        ADI      90H      ;PUT ON THE ASCII ZONE
;        DAA
;        ACI      40H
;        DAA
;        MOV      C,A      ;PUT IN OUTPUT PASS REGISTER
;        RET

;
; ROUTINE ECHO READS A BYTE FROM A HALF-DUPLEX CONSOLE
; DEVICE, THEN ECHOES THE CHARACTER BACK TO THE
; CONSOLE.
;
;DECHO:  CALL     DASH     ;PRINT A DASH
;ECHO:   CALL     CONI     ;CONSOLE READ, WRITE ROUTINE
;ECH1:  PUSH     B      ; SAVE (B,C)
;        MOV      C,A      ; PASS CHARACTER IN C REGISTER
;        CALL     CONOUT   ; OUTPUT IT
F378 CDF7F5              DECHO:  CALL     DASH     ;PRINT A DASH
F37B CD8FF6              ECHO:   CALL     CONI     ;CONSOLE READ, WRITE ROUTINE
F37E C5                  ECH1:  PUSH     B      ; SAVE (B,C)
F37F 4F                  MOV      C,A      ; PASS CHARACTER IN C REGISTER
F380 CD09F0              CALL     CONOUT   ; OUTPUT IT

```

CP/M MACRO ASSEM 2.0 #014 DISK MOSS 2.2 MONITOR

```

F383 79          MOV    A,C      ; PUT CHARACTER BACK INTO A
F384 C1          POP    B        ; RESTORE (B,C)
F385 C9          RET

```

```

;
; ROUTINE EXPR3 GETS THREE PARAMETERS, DOES A CR, LF AND
; THEN LOADS (B,C), (D,E), AND (H,L) WITH THE PARAMETER
;

```

```

F386 04          EXPR3: INR    B        ;2 IS ALREADY IN THE B REGISTER
F387 CDD9F0      CALL   EXPR      ;GET THE PARAMETERS
F38A C1          POP    B        ;PUT PARAMETERS INTO REGISTERS
F38B D1          POP    D
F38C C3AAF6      JMP    CRLF      ;GO DO THE CARRIAGE RETURN SEQUENCE

```

```

;
; ROUTINE HILO INCREMENTS (H,L). IT THEN CHECKS FOR (AND
; DISALLOWS) A WRAP-AROUND SITUATION. IF IT OCCURS,
; THE CARRY BIT WILL BE SET ON RETURN. IF NO WRAP-
; AROUND OCCURRED, (H,L) IS COMPARED TO (D,E) AND
; THE FLAG BITS SET ACCORDINGLY.
;

```

```

F38F 23          HILO:  INX    H        ;INCREMENT (H,L)
F390 7C          MOV    A,H        ;TEST IF ZERO
F391 B5          ORA    L        ; IN (H,L)
F392 37          STC                    ;SET CARRY FOR (H,L)=0
F393 C8          RZ                    ;RETURN IF (H,L) = 0
F394 7B          MOV    A,E        ;COMPARE (H,L) TO (D,E)
F395 95          SUB    L
F396 7A          MOV    A,D
F397 9C          SBB    H
F398 C9          RET                    ;RETURN WITH FLAGS SET

```

```

;
; ROUTINE HILOX INCREMENTS (H,L), COMPARES IT TO (D,E) AND
; IF EQUAL, RETURNS CONTROL TO THE MONITOR EXECUTIVE.
; OTHERWISE, CONTROL RETURNS TO THE CALLING ROUTINE.
;

```

```

F399 D1          HILOD: POP    D        ;GET RID OF RETURN ADDRESS
F39A C9          RET                    ;RETURN TO MONITOR
F39B 03          HILOXB: INX    B        ;INCREMENT (B,C)
F39C CD8FF3      HILOX: CALL   HILO      ;INC AND CHECK (H,L)
; JRC    HILOD      ;DONE IF CARRY SET
F39F+38F8
F3A1 CD12F0      CALL   CONST     ;SEE IF CONSOLE BREAK PENDING
F3A4 B7          ORA    A
F3A5 C8          RZ                    ;NONE, RETURN TO CONTINUE
F3A6 CD8FF6      CALL   CONI      ;SEE IF WAIT OR BREAK
F3A9 FE13        CPI    CTRLS
; JRNZ   HILOD      ;JUMP IF BREAK
F3AB+20EC
F3AD C38FF6      JMP    CONI      ;WAIT FOR ANY INPUT

```

```

;
; ROUTINE NIBBLE CONVERTS THE ASCII CHARACTERS 0-9 AND
; A-F TO THEIR EQUIVELANT HEXADECIMAL VALUE. IF
; THE CHARACTER IS NOT IN RANGE, THE CARRY BIT IS SET
; FLAG THE ERROR.
;

```

```

F3B0 D630        NIBBLE: SUI    '0'      ;ASCII TO HEX CONVERSION
F3B2 D8          RC                    ; DONE IF OUT OF RANGE
F3B3 FE17        CPI    'G'-'0'    ;CHECK UPPER END
F3B5 3F          CMC                    ; TOGGLE THE CARRY BIT
F3B6 D8          RC                    ; DONE IF OUT OF RANGE
F3B7 FE0A        CPI    '9'-'0'+1  ;SEE IF NUMERIC
F3B9 3F          CMC                    ; TOGGLE THE CARRY BIT
F3BA D0          RNC                    ; DONE IF SO
F3BB D607        SUI    'A'-'9'-1  ;SUBTRACT THE ALPHA BIAS
F3BD FE0A        CPI    10         ; SET CARRY FOR INVALID CHAR

```

CP/M MACRO ASSEM 2.0 #015 DISK MOSS 2.2 MONITOR  
 F3BF C9 RET

```

: ROUTINE PCHK READS A CHARACTER FROM THE CONSOLE, THEN
: CHECKS IT FOR A DELIMITER. IF IT IS NOT
: A DELIMITER, A NON-ZERO CONDITION IS RETURNED.
: IF IT IS A DELIMITER, A ZERO CONDITION IS RETURNED.
: FURTHER, IF THE DELIMITER IS A CARRIAGE RETURN,
: THE CARRY BIT IS SET. A BLANK OR A COMMA RESET THE
: CARRY BIT.
:
F3C0 CD7BF3 PCHK: CALL ECHO ;GET, TEST FOR DELIMITER
F3C3 FE20 P2C: CPI ' ' ;BLANK?
F3C5 C8 RZ ;YES, DONE
F3C6 FE2C CPI ', ' ;NO, COMMA?
F3C8 C8 RZ ;YES, DONE
F3C9 FE0D CPI CR ;NO, CARRIAGE RETURN?
F3CB 37 STC ;SHOW IT IN CARRY BIT
F3CC C8 RZ ;DONE IF CR
F3CD 3F CMC ;CLEAR CARRY FOR NO DELIMITER
F3CE C9 RET

```

```

: ROUTINE REST TRAPS ALL OF THE REGISTER CONTENTS WHENEVER
: RESTART 1 INSTRUCTION IS EXECUTED. THE TRAPPED CON
: ARE STORED IN THE SYSTEM STACK AREA FOR LATER ACCES
: USE BY THE GOTO AND THE EXAMINE REGISTERS COMMANDS.
:

```

```

: INSERT INTERRUPT DISABLER SOFTWARE AT START OF REST:
REST: PUSH H ;SAVE ALL THE REGISTERS
      PUSH D
      PUSH B
      PUSH PSW
F3D3 CD6FF0 CALL MEMSIZ ;GET THE MONITOR'S STACK LOCATION
F3D6 EB XCHG
F3D7 210A00 LXI H,10 ;GO UP 10 BYTES IN THE STACK
F3DA 39 DAD SP ;TO SKIP OVER TEMP REGISTER SAVE
F3DB 0604 MVI B,4 ;PICK OFF THE REGISTER VALUES
F3DD EB XCHG
F3DE 2B RS1: DCX H
F3DF 72 MOV M,D ;SAVE IN WORK AREA
F3E0 2B DCX H
F3E1 73 MOV M,E
F3E2 D1 POP D
      DJNZ RS1
F3E3+10F9 POP B ;GET THE BREAKPOINT LOCATION
F3E5 C1 DCX B
F3E6 0B SPHL ;SET THE MONITOR STACK
F3E7 F9 LXI H,TLOCX ;SET UP TO RESTORE BREAKPOINTS
F3E8 212500 DAD SP
F3EB 39 PUSH D
F3EC D5 MVI D,NBKPTS ;LOOP CONTROL FOR N BREAKPOINTS
F3ED 1602 RS2: MOV A,M
F3EF 7E SUB C ;SEE IF A SOFTWARE TRAP
F3F0 91 INX H
F3F1 23 MOV A,M
F3F2 7E SBB B ;MAYBE, TRY REST OF ADDRESS
F3F3 98 JRZ RS5 ;FOUND ONE, JUMP TO RESET IT
F3F4+2806 RS3: INX H ;NOT FOUND, TRY NEXT ONE
F3F6 23 INX H
F3F7 23 DCR D
F3F8 15 JRNZ RS2
F3F9+20F4

```

```

CP/M MACRO ASSEM 2.0      #016      DISK MOSS 2.2 MONITOR
F3FB 03      RS4:      INX      B      ;NONE FOUND
F3FC 212000  RS5:      LXI      H,LLOCX
F3FF D1      POP      D
F400 39      DAD      SP
F401 73      MOV      M,E      ;STORE USER (H,L)
F402 23      INX      H
F403 72      MOV      M,D
F404 C5      PUSH     B      ;SAVE (B,C)
F405 0E2A    MVI      C,'*'      ;TYPE THE BREAK INDICATION
F407 CD09F0  CALL     CONOUT
F40A D1      POP      D      ;REGET THE BREAKPOINT LOCATION
F40B 3EF4    MVI      A,RS9/256
F40D BA      CMP      D      ;SEE IF A RET BREAKPOINT
                JRZ     RS6

F40E+2809
F410 23      INX      H
F411 23      INX      H
F412 73      MOV      M,E      ;RESTORE USER PROGRAM COUNTER
F413 23      INX      H
F414 72      MOV      M,D
F415 EB      XCHG     ;PRINT THE BREAKPOINT LOCATION
F416 CDE1F5  CALL     LADR
F419 212500  RS6:      LXI      H,TLOCX
F41C 39      DAD      SP
F41D 010002  RS7:      LXI      B,NBKPTS*256
F420 5E      MOV      E,M      ;RESTORE BREAKPOINTED LOCATIONS
F421 71      MOV      M,C      ;RESET SYSTEM BP SAVE AREA
F422 23      INX      H
F423 56      MOV      D,M
F424 71      MOV      M,C
F425 23      INX      H
F426 7B      MOV      A,E
F427 B2      ORA      D
                JRZ     RS8      ;DO NOTHING IF ZERO

F428+2802
F42A 7E      MOV      A,M
F42B 12      STAX     D
F42C 23      RS8:      INX      H      ;SAME THING FOR OTHER
                D,INZ     RS7      ; BREAKPOINT

F42D+10F1      EXAF     ;NOW SAVE THE Z-80 UNIQUES
F42F+08      EXX

F430+D9
F431 E5      E5      PUSH     H
F432 D5      PUSH     D
F433 C5      PUSH     B
F434 F5      PUSH     PSW
                PUSHIX

F435+DDE5      PUSHIY
F437+FDE5      LDAI

F439+ED57
F43B 47      MOV      B,A
                LDAR

F43C+ED5F
F43E 4F      MOV      C,A
F43F C5      PUSH     B
F440 C313F1  RS9:      JMP     WINITA      ;RETURN TO MONITOR
F443 E5      PUSH     H      ;RET BREAKPOINT ENCOUNTERED, ADJUST
F444 CF      RST     1      ;DO THE BREAKPOINT

F445 C1      EXIT:   POP     B

```

CP/M MACRO ASSEM 2.0 #017 DISK MOSS 2.2 MONITOR

```

F446 79      MOV      A,C
              STAR
F447+ED4F   MOV      A,B
F449 78      STAI
F44A+ED47   POPIX
F44C+DDE1   POPIY
F44E+FDE1   POP      PSW
F450 F1     POP      B
F451 C1     POP      D
F452 D1     POP      H
F453 E1     EXAF
F454+08     EXX
F455+D9     POP      D
F456 D1     POP      B
F457 C1     POP      PSW
F458 F1     POP      H
F459 E1     SPHL
F45A F9     DB      0          ;PLACE FOR EI
F45B 00
F45C 210000 LXI      H,0
F45F C30000 JMP      0
F462 =      EQU      $
    
```

ENDX:

ERROR HANDLERS

THREE TYPES OF ERRORS ARE DETECTED: A RESTART ERROR; AN I/O ASSIGNMENT ERROR; AND CERTAIN PROGRAM ERRORS (DETERMINED BY THE PARTICULAR ROUTINE WHERE THE ERROR CONDITION WAS ENCOUNTERED.) EACH CAUSES A UNIQUE MESSAGE TO BE PRINTED, THEN DOES A WARM INITIALIZATION OF THE MONITOR. THE I/O ERROR CAUSES THE I/O ASSIGNMENTS TO BE RESET TO DEFAULT A

```

F462 AF      IOER:   XRA      A          ;SET IOBYTE TO DEFAULT VALUE
F463 320300  STA      IOBYTE
F466 216CF4  LXI      H,IOMSG ;GET ADDRESS OF I/O ERROR MSG
F469 C3B5F6  JMP      COMERR ;GO PROCESS IT
    
```

```

F46C 492F4F2045IOMSG: DB      'I/O ER','R'+80H
F473 44534B2045DERMSG: DB      'DSK ERR: U','-' +80H
F47E 2054AD   DB      ' T','-' +80H
F481 2053AD   DB      ' S','-' +80H
F484 2043AD   DB      ' C','-' +80H
F487 2045AD   DB      ' E','-' +80H
F48A 0D8A     DB      CR,LF+80H
F48C 3F3F3FBF QMSG:  DB      '???' ,'?'+80H
F490 4D4F535320LOGMSG: DB      'MOSS VERS 2.2'
F49D 0D8A     DB      CR,LF+80H
    
```

INITIALIZATION CODE FOR THE 8250 ASYNCHRONOUS COMMUNICATI ELEMENT. THIS CODE WILL INITIALIZE THE BAUD RATE OF TH 8250, AS WELL AS THE WORD FORMAT. 8 DATA BITS, 1 STOP AND NO PARITY ARE SELECTED. EITHER 2 OR 3 CARRIAGE RET MUST BE ENTERED TO ESTABLISH THE CORRECT BAUD RATE.

```

F49F 3E0F      I8250: MVI      A,OFH ;SET UP THE 8250
F4A1 D324     OUT      SMDMCT
F4A3 114000   LXI      D,40H ;SET UP TO TIME THE START BIT
    
```

```

CP/M MACRO ASSEM 2.0      #018      DISK MOSS 2.2 MONITOR

F4A6 62                   MOV      H,D      ;MAKE (H,L)=0
F4A7 6A                   MOV      L,D
F4A8 DB26                 I8250A: IN      SMDMST  ;WAIT FOR START BIT
F4AA A3                   ANA      E
                          JRZ      I8250A

F4AB+28FB
F4AD DB26                 I8250B: IN      SMDMST  ;NOW, TIME THE START BIT DURATION
F4AF 23                   INX      H
F4B0 A3                   ANA      E
F4B1 A3                   ANA      E
F4B2 C2ADF4              JNZ      I8250B
F4B5 E5                   PUSH     H      ;SAVE COUNT IN CASE OF 4 MHZ
F4B6 29                   DAD      H      ;PREPARE THE 2 MHZ DIVISOR
F4B7 5C                   MOV      E,H    ;SET UP THE FUDGE FACTOR
F4B8 19                   DAD      D      ;APPLY THE FUDGE FACTOR
F4B9 19                   DAD      D
F4BA E5                   PUSH     H      ;SAVE FOR LATER USE
F4BB 29                   DAD      H      ;WAIT FOR 8 BIT TIMES
F4BC 29                   DAD      H
F4BD DB20                 I8250C: IN      SDATA   ;WASTE SOME TIME
F4BF 2B                   DCX      H
F4C0 7D                   MOV      A,L
F4C1 B4                   ORA      H
F4C2 C2BDF4              JNZ      I8250C
F4C5 E1                   POP      H      ;REGET 2 MHZ DIVISOR
F4C6 3E83                 I8250D: MVI     A,83H  ;SET DIVISOR REGISTER ACCESS
F4C8 D323                 OUT      SLCTRL
F4CA 7C                   MOV      A,H
F4CB D321                 OUT      SINTEN
F4CD 7D                   MOV      A,L    ;SET THE DIVISOR
F4CE D320                 OUT      SDATA
F4D0 3E03                 MVI     A,3     ;SET DATA REGISTER ACCESS
F4D2 D323                 OUT      SLCTRL
F4D4 AF                   XRA      A      ;DISABLE INTERRUPTS
F4D5 D321                 OUT      SINTEN
F4D7 D325                 OUT      SLSTAT  ;AND RESET ERROR FLAGS
F4D9 CDCEF6              CALL     TTYIN   ;GET A CHARACTER
F4DC E67F                 ANI     7FH     ;STRIP OFF ANY PARITY BIT
F4DE FE0D                 CPI     0DH     ;SEE IF IT IS A CARRIAGE RETURN
F4E0 E1                   POP      H      ;SET THE STACK STRAIGHT
F4E1 C8                   RZ          ;DONE IF CARRIAGE RETURN RECEIVED
F4E2 5D                   MOV      E,L    ;ELSE, MUST BE 4 MHZ SYSTEM
F4E3 54                   MOV      D,H    ; SO, COUNT=COUNT*5/4
F4E4 CDEEF4              CALL     DIV2
F4E7 CDEEF4              CALL     DIV2
F4EA 19                   DAD      D
F4EB E5                   PUSH     H
                          JR      I8250D  ;GO SET THE NEW DIVISOR

F4EC+18D8
:
F4EE B7                   DIV2:  ORA      A      ;CLEAR THE CARRY BIT
F4EF 7C                   MOV      A,H    ;DO A 16-BIT RIGHT SHIFT
F4F0 1F                   RAR
F4F1 67                   MOV      H,A
F4F2 7D                   MOV      A,L
F4F3 1F                   RAR
F4F4 6F                   MOV      L,A
F4F5 C9                   RET

:
F4F6 3E01                 READ:  MVI     A,1   ;SET THE READ/WRITE FLAG
F4F7                      ORG     $-1       ;SAVE A BYTE HERE
F4F7 AF                   WRITE: XRA      A   ;RESET THE READ/WRITE FLAG

```

```

CP/M MACRO ASSEM 2.0      #019      DISK MOSS 2.2 MONITOR
F4F8 324B00                STA      RWFLG      ;SAVE THE FLAG
F4FB 218000                LXI      H,80H
F4FE 224900                SHLD    LUNIT      ;FORCE A READ ADDRESS COMMAND
F501 CDA4F6                CALL    EXLF       ;GET THE START, STOP ADDRESS
F504 D5                    PUSH    D           ;SAVE THE LIMIT
F505 3A4B00                LDA     RWFLG
F508 B7                    ORA     A           ;SEE IF READ OR WRITE
                               JRNZ    RW2         ;JUMP IF READ
F509+2008
F50B 224C00                SHLD    HSTBUF     ;SET THE WRITE SOURCE BUF
F50E CDEBF6                CALL    DWRITE     ;ELSE, DO THE WRITE
                               JR      RW3
F511+1803
F513 CDE7F6                RW2:    CALL    DREADH ;DO THE READ
F516 D1                    RW3:    POP     D
                               JRNZ    DERROR   ;JUMP IF ERROR
F517+2067
F519 3A4400                LDA     SPT        ;GET THE SECTORS PER TRACK
F51C 47                    MOV     B,A        ;SAVE IT
F51D DB31                  IN      DTRCK     ;SEE IF ON TRACK 00
F51F B7                    ORA     A
                               JRNZ    RW4         ;JUMP IF NOT
F520+200B
F522 061A                  MVI    B,26       ;ELSE, SET THE SECTORS PER TRK 00
F524 3A4A00                LDA     CUNIT
F527 E610                  ANI    10H
                               JRNZ    RW4
F529+2002
F52B 0612                  RW4:    MVI    B,18   ;MINI DRIVES
F52D E5                    PUSH   H           ;SAVE THE DMA ADDRESS
F52E 214200                LXI    H,SECTOR   ;SET UP MEMORY POINTER
F531 7E                    MOV    A,M        ;GET NUMBER OF SECTORS
F532 B8                    CMP    B           ;SEE IF TRACK OVERFLOW
                               JRC     RW5         ;JUMP IF NOT
F533+381B
F535 3A4500                LDA     TWOSID     ;SEE IF DOUBLE-SIDED
F538 B7                    ORA     A
                               JRZ     RW7         ;JUMP IF NOT
F539+280B
F53B 3A4300                LDA     SIDE       ;YES, SEE IF NEXT SIDE OR TRACK NEE
F53E FED0                  CPI    ODOH
                               JRNZ    RW7         ;NEXT TRACK, JUMP
F540+2004
F542 3E90                  MVI    A,90H      ;ELSE, SET NEXT SIDE
                               JR      RW8
F544+1805
F546 3ED0                  RW7:    MVI    A,ODOH
F548 2B                    DCX    H           ;ELSE, UPDATE THE TRACK
F549 34                    INR    M
F54A 23                    INX    H
F54B 324300                RW8:    STA    SIDE
F54E 3600                  MVI    M,0        ; AND THE SECTOR POINTER
F550 34                    RW5:    INR    M
F551 E1                    POP    H           ;RESTORE THE DMA ADDRESS
F552 2B                    DCX    H
F553 CD9CF3                CALL   HILOX      ;SEE IF DONE
F556 D5                    PUSH   D           ;CONTINUE IF CONTROL RETURNED
                               JR      RW1
F557+18AC

```

```

: ROUTINE DINIT CHECKS THE 2422'S AUTO-BOOT CONTROL BIT
: DURING INITIALIZATION. IT THEN TRANSFERS
: CONTROL TO EITHER THE MONITOR OR THE BOOTSTRAP,
: AS APPROPRIATE.
:

```





CP/M MACRO ASSEM 2.0

#021

DISK MOSS 2.2 MONITOR

```

:      IS DESIRED.  IF THE PARAMETERS ARE NOT RESET BETWEEN
:      DISK ACCESSES, THE DATA TRANSFER WILL OCCUR TO/FROM
:      THE NEXT LOGICALLY SEQUENTIAL DISK LOCATIONS.
:
F5BD CD86F3  QPARAM: CALL   EXPR3   ;GET THE THREE PARAMETERS
F5C0 61      MOV    H,C         ;MOVE OVER THE START SECTOR
F5C1 224100  SHLD   TRACK        ;STORE THE TRACK AND SECTOR
F5C4 7B      MOV    A,E         ;GET THE SIDE INDICATOR
F5C5 B7      ORA    A           ;SEE IF SINGLE-SIDED
F5C6 3ED0    MVI    A,ODOH      ;SIDE 0 SELECT BITS
:                               ;JUMP IF SO
:
F5C8+2802   MVI    A,90H       ;ELSE, SET THE SIDE 1 CONTROL BIT
F5CA 3E90   QPARAM1: STA   SIDE   ;SAVE IT
F5CC 324300 RET
F5CF C9
:
:      HEXN ROUTINE
:
:      THIS ROUTINE ADDS AND SUBTRACTS TWO HEXADECIMAL 16 BIT
:      UNSIGNED NUMBERS AND DISPLAYS THE RESULTS ON THE
:      CONSOLE.
:
F5D0 CDA4F6  HEXN:  CALL   EXLF      ;GET THE TWO NUMBERS
F5D3 E5      PUSH  H           ;SAVE IT FOR THE SUBTRACT
F5D4 19      DAD   D           ;ADD THEM
F5D5 CDFBF5  CALL   LADRB     ;OUTPUT THEM
F5D8 E1      POP   H           ;REGET THE FIRST NUMBER
F5D9 B7      ORA    A           ;CLEAR THE CARRY BIT
:                               ;DO THE SUBTRACT
:
F5DA+ED52   JR     LADR      ;GO OUTPUT THE RESULT
F5DC+1803
:
:      ROUTINE LADR PRINTS THE CONTENTS OF (H,L) ON THE
:      CURRENT CONSOLE, EITHER AT THE START OF A NEW
:      LINE (EP = LADRA) OR AT THE CURRENT LOCATION (EP
:      = LADR).
:
F5DE CDA9F6  LADRA: CALL   CRLF      ;START A NEW LINE
F5E1 7C      LADR:  MOV    A,H         ;GET HIGH TWO DIGITS
F5E2 CDE6F5  CALL   HEX1      ;PRINT THEM
F5E5 7D      MOV    A,L         ;GET LOW TWO DIGITS
F5E6 F5      HEX1:  PUSH  PSW       ;SAVE THE LOW DIGIT
F5E7 0F      RRC                ;PUT HIGH NIBBLE INTO BITS 0-3
F5E8 0F      RRC
F5E9 0F      RRC
F5EA 0F      RRC
F5EB CDEFF5  CALL   HEX2      ;GO PRINT SINGLE DIGIT
F5EE F1      POP   PSW         ;REGET THE LOW DIGIT
F5EF CD6EF3  HEX2:  CALL   CONV     ;GO INSERT ASCII ZONE
:                               ;DO THE CHARACTER OUTPUT
:
F5F2+180C
:
:      ROUTINE DASH TYPES A DASH ON THE CURRENT CONSOLE DEVICE.
:
F5F4 CDE6F5  DASH1: CALL   HEX1      ;FIRST, PRINT ACCUM AS TWO HEX DIGI
F5F7 0E2D    DASH:  MVI    C,'-'    ;GET AN ASCII DASH
:                               ;GO TYPE IT
:
F5F9+1805
:
:      IOBYTE HANDLERS
:
F5FB        ORG    MOSS+5FBH
F5FB CDDEF5  LADRB: CALL   LADRA     ;OUTPUT (H,L) AS 4 ASCII DIGITS

```

```

CP/M MACRO ASSEM 2.0      #022      DISK MOSS 2.2 MONITOR

      ;
      ;BLK:  MVI      C, ' '      ;OUTPUT A BLANK
      ;
      ;CO:   LDA      IOBYTE
      F600 3A0300      ANI      3      ;ISOLATE CONSOLE ASGT
      F603 E603      JZ      TTYOUT ;TTY DEVICE ACTIVE
      F605 CADEF6      CPI      2
      F608 FE02      JM      CRTOUT ;CRT ACTIVE
      F60A FA62F4      JZ      CUSO1 ;USER CONSOLE 1 ACTIVE
      F60D C262F4      ;
      ;LO:   LDA      IOBYTE
      F610 3A0300      ANI      OCOH  ;ISOLATE LIST ASGT
      F613 E6C0      JZ      TTYOUT ;TTY DEVICE ACTIVE
      F615 CADEF6      CPI      80H
      F618 FE80      JM      CRTOUT ;CRT ACTIVE
      F61A FA62F4      JZ      LPRT  ;LINE PRINTER ACTIVE
      F61D CA62F4      JMP     LUSE1 ;USER PRINTER 1 ACTIVE
      F620 C362F4      ;
      ;CSTS: LDA      IOBYTE
      F623 3A0300      ANI      3      ;ISOLATE CONSOLE ASGT
      F626 E603      JZ      TTST  ;TTY ACTIVE
      F628 CAC6F6      CPI      2
      F62B FE02      JM      CRTST ;CRT ACTIVE
      F62D FA62F4      JZ      CUST1 ;USER CONSOLE 1 ACTIVE
      F630 C262F4      ;
      ;BATST: LDA     IOBYTE
      F633 3A0300      ANI      OCH   ;ISOLATE BATCH ASGT
      F636 E60C      JZ      TTST  ;TTY ACTIVE
      F638 CAC6F6      CPI      8
      F63B FE08      JM      PTRST ;PAPER TAPE READER ACTIVE
      F63D FA62F4      JZ      RUST1 ;USER READER 1 ACTIVE
      F640 CA62F4      JMP     RUST2 ;USER READER 2 ACTIVE
      F643 C362F4      ;
      ;CI:   LDA      IOBYTE
      F646 3A0300      ANI      3      ;ISOLATE CONSOLE ASGT
      F649 E603      JZ      TTYIN  ;TTY DEVICE ACTIVE
      F64B CACEF6      CPI      2
      F64E FE02      JM      CRTIN  ;CRT ACTIVE
      F650 FA62F4      JZ      CUSI1 ;USER CONSOLE 1 ACTIVE
      F653 C262F4      ;
      ;RI:   LDA      IOBYTE
      F656 3A0300      ANI      OCH   ;ISOLATE BATCH ASGT
      F659 E60C      JZ      TTYRDR ;TTY ACTIVE
      F65B CACEF6      CPI      8
      F65E FE08      JM      PTRIN  ;PAPER TAPE READER ACTIVE
      F660 FA62F4      JZ      RUSI1 ;USER READER 1 ACTIVE
      F663 CA62F4      JMP     RUSI2 ;USER READER 2 ACTIVE
      F666 C362F4      ;
      ;LSTAT: LDA     IOBYTE
      F669 3A0300      ANI      OCOH  ;ISOLATE THE LIST DEVICE ASSIGNMENT
      F66C E6C0      JZ      TTOST
      F66E CAD6F6      CPI      80H
      F671 FE80      JM      CRTOST
      F673 FA62F4      JZ      LPRST
      F676 CA62F4      JMP     LUST1
      F679 C362F4      ;
      ;PO:   LDA      IOBYTE
      F67C 3A0300      ANI      30H  ;ISOLATE PUNCH ASGT
      F67F E630      JZ      TTPNCH ;TTY ACTIVE
      F681 CADEF6      CPI      20H
      F684 FE20      JM      HSP    ;HIGH SPEED PUNCH ACTIVE
      F686 FA62F4      JZ      PUSO1 ;USER PUNCH 1 ACTIVE
      F689 CA62F4      JMP     PUSO2 ;USER PUNCH 2 ACTIVE
      F68C C362F4      ;
      ;

```

CP/M MACRO ASSEM 2.0 #023 DISK MOSS 2.2 MONITOR

```

; ROUTINE CONI READS THE CONSOLE AND STRIPS OFF THE ASCII
; PARITY BIT.
F68F CD46F6 CONI: CALL CI ;GET THE NEXT CHARACTER
F692 E67F ANI 7FH ;STRIP OFF THE PARITY BIT
F694 C9 RTS: RET

; ROUTINE PRTWD PRINTS AN ASCII STRING ONTO THE CONSOLE.
; THE STRING MUST BE TERMINATED BY BIT 7 SET IN THE
; LAST CHARACTER OF THE STRING. THE STRING WILL STAR
; A NEW LINE (EP = PRTWD) OR CONTINUE ON THE SAME
; LINE (EP = PRTWA)
F695 CDA9F6 PRTWD: CALL CRLF ;START A NEW LINE
F698 C5 PRTWA: PUSH B ;SAVE (B,C)
F699 4E PRTA: MOV C,M ;GET NEXT CHARACTER FROM MEMORY
F69A CD00F6 CALL CO ;OUTPUT IT
F69D 23 INX H ;INCREMENT MEMORY POINTER
F69E 79 MOV A,C
F69F 07 RLC ;TEST FOR BIT 7 DELIMITER
; NO DELIMITER, GO DO NEXT CHARACTER
F6A0+30F7 PRTB: POP B ;RESTORE (B,C)
F6A2 C1 RET
F6A3 C9

; ROUTINE EXLF READS TWO PARAMETERS, PUTS THEM INTO THE
; D,E AND H,L REGISTERS, THEN DOES A CARRIAGE RETURN,
; LINE FEED SEQUENCE.
F6A4 CDD9F0 EXLF: CALL EXPR ;GO GET TWO PARAMETERS
F6A7 D1 POP D
F6A8 E1 POP H

; ROUTINE CRLF GENERATES A CARRIAGE RETURN, LINE FEED
; SEQUENCE ON THE CURRENT CONSOLE TO START A NEW LINE
; IT INCLUDES TWO NULL CHARACTERS FOR TTY TYPE
; DEVICES FOR THE HEAD MOVEMENT TIME.
F6A9 E5 CRLF: PUSH H ;SAVE THE CONTENTS OF (H,L)
F6AA 21C2F6 CRLFA: LXI H,CRMSG ;ADDRESS OF CR,LF MESSAGE
F6AD CD98F6 CALL PRTWA ; OUTPUT IT
F6B0 E1 POP H ;RESTORE (H,L)
F6B1 C9 RET

F6B2 21BBF6 RSTER: LXI H,RSTMSG ;GET ADDRESS OF RESTART ERROR MSG
F6B5 CD95F6 COMERR: CALL PRTWD ;PRINT IT ON NEW LINE
F6B8 C30000 JMP WSVEC ;GO TO WARM BOOT

F6BB 5253542045RSTMSG: DB 'RST ER','R'+80H
F6C2 0D0A0080 CRMSG: DB CR,LF,0,80H

; I/O DRIVERS FOR THE 8250 ASYNC COMM ELEMENT
F6C6 DB25 TTST: IN SLSTAT ;GET 8250 LINE STATUS
F6C8 E601 ANI 1 ;SEE IF RECEIVE DATA AVAILABLE
F6CA C8 RZ ;RETURN IF NOT
F6CB C6FE ADI OFEH ;FLAG THAT DATA IS AVAILABLE
F6CD C9 RET

F6CE DB25 TTYIN: IN SLSTAT ;GET 8250 LINE STATUS
F6D0 1F RAR ;MOVE RX DATA READY BIT INTO CARRY
; LOOP UNTIL DATA IS IN
F6D1+30FB JRNC TTYIN
F6D3 DB20 IN SDATA ;READ THE DATA

```

```

CP/M MACRO ASSEM 2.0    #024    DISK MOSS 2.2 MONITOR

F6D5 C9                RET
.
F6D6 DB25             TTOST: IN      SLSTAT ;GET 8250 LINE STATUS
F6D8 E620             ANI      20H    ;ISOLATE TX BUFFER EMPTY BIT
F6DA C8               RZ      ;RETURN IF NOT EMPTY
F6DB C6BF             ADI      OBFH   ;FLAG THE EMPTY STATE
F6DD C9                RET
.
F6DE CDD6F6          TTYOUT: CALL   TTOST ;GET 8250 LINE STATUS
                          JRZ     TTYOUT ;WAIT UNTIL ONE OF THE REGISTERS EM
F6E1+28FB            MOV     A,C    ;MOVE THE DATA OVER
F6E3 79               OUT     SDATA ;OUTPUT THE DATA
F6E4 D320             RET
F6E6 C9

.
.
.
EQUATES FOR ADDITIONAL CONSOLE DEVICES
.
.
F462 = CRTIN: EQU      IOER
F462 = CRTOUT: EQU     IOER
F462 = CRTST: EQU     IOER
F462 = CRTOST: EQU    IOER ;UNASSIGNED CRT OUTPUT STATUS
F462 = CUSI1: EQU     IOER ;UNASSIGNED USER CONSOLE (INPUT)
F462 = CUSO1: EQU     IOER ;UNASSIGNED USER CONSOLE (OUTPUT)
F462 = CUST1: EQU     IOER

.
.
EQUATES FOR ADDITIONAL PAPER TAPE PUNCH DEVICES
.
.
F6DE = TTPNCH: EQU    TTYOUT ;UNASSIGNED TELETYPE PUNCH
F462 = HSP: EQU      IOER    ;UNASSIGNED HIGH SPEED PUNCH
F462 = HSPST: EQU    IOER    ;UNASSIGNED HIGH SPEED PUNCH STATUS
F462 = PUSO1: EQU    IOER    ;UNASSIGNED USER PUNCH 1
F462 = PUSO2: EQU    IOER    ;UNASSIGNED USER PUNCH 2

.
.
EQUATES FOR ADDITIONAL LIST DEVICES
.
.
F462 = LPRT: EQU     IOER    ;UNASSIGNED LINE PRINTER
F462 = LPRST: EQU    IOER    ;UNASSIGNED LINE PRINTER STATUS
F462 = LUSE1: EQU    IOER    ;LIST DEVICE 1
F462 = LUST1: EQU    IOER    ;UNASSIGNED LIST DEVICE 1 STATUS

.
.
EQUATES FOR ADDITIONAL PAPER TAPE READER DEVICES
.
.
F6CE = TTYRDR: EQU    TTYIN   ;UNASSIGNED TELETYPE PAPER TAPE REA
F462 = PTRIN: EQU     IOER    ;UNASSIGNED HIGH SPEED PAPER TAPE R
F462 = PTRST: EQU     IOER    ;UNASSIGNED HS PTR STATUS
F462 = RUSI1: EQU     IOER    ;UNASSIGNED PAPER TAPE READER 1
F462 = RUST1: EQU     IOER    ;UNASSIGNED PAPER TAPE READER 1 (ST
F462 = RUSI2: EQU     IOER    ;UNASSIGNED PAPER TAPE READER 2
F462 = RUST2: EQU     IOER    ;UNASSIGNED PAPER TAPE READER 2 (ST

.
.
THE FOLLOWING ROUTINES DO THE PRIMITIVE DISK ACCESSES.
.
.
IN ALL CASES, ONE SECTOR OF DATA IS TRANSFERRED.
.
.
IF THE DISK HAS NOT BEEN PREVIOUSLY ACCESSED,
.
.
THESE ROUTINES WILL AUTOMATICALLY DETERMINE THE
.
.
DISK TYPE (8" OR 5"), SINGLE OR DOUBLE DENSITY,
.
.
AND SECTOR SIZE.
.
.
BEFORE THE DESIRED DATA IS TRANSFERRED, THE DESIRED
.
.
TRACK IS SEEKED OUT, THE DESIRED SECTOR AND SIDE IS
.
.
SET, THEN THE ACTUAL DATA TRANSFER.
.
.
UP TO TEN TRIES WILL BE ATTEMPTED BEFORE THE DATA
.
.
TRANSFER IS ABORTED. ON RETURN TO THE CALLING

```

CP/M MACRO ASSEM 2.0 #025 DISK MOSS 2.2 MONITOR

```

;
; ROUTINE, THE A REGISTER WILL CONTAIN A ZERO IF THE
; OPERATION WAS SUCCESSFUL, OR NON-ZERO IF NOT
; SUCCESSFUL. THE FLAG REGISTER WILL NOT NECESSARILY
; CORRESPOND WITH THE A REGISTER CONTENT.
;
; THESE ROUTINES ARE CP/M COMPATABLE, AND MAY BE USED
; AS PART OF THE BIOS.
;
F6E7 224C00 DREADH: SHLD HSTBUF ;SAVE THE DMA ADDRESS
F6EA 3E01 DREAD: MVI A,1 ;SET READ FLAG
F6EB ORG $-1 ;SAVE A BYTE HERE
F6EB AF DWRITE: XRA A ;SET WRITE FLAG
F6EC 324B00 STA RWFLG ;SAVE IT FOR LATER USE
F6EF 060A MVI B,10 ;NUMBER OF RETRIES
F6F1 C5 AGN: PUSH B
F6F2 CD3BF7 CALL SEEK
F6F5 CCFDF6 CZ RDWR
F6F8 C1 READ3: POP B
F6F9 C8 RZ
DJNZ AGN

F6FA+10F5
F6FC C9 RET

F6FD 5F RDWR: MOV E,A ;SAVE COMMAND
F6FE 3A4B00 LDA RWFLG
F701 B7 ORA A
F702 7B MOV A,E ;REGET THE COMMAND
JRZ WRDAT ;WRITE IF ZERO

F703+2810
F705 324800 RDAT: STA CMND
F708 D330 OUT DCMMD ;DISK COMMAND PORT
READ1: INIR

F70A+EDB2
F70C 15 DCR D
JRNZ READ1

F70D+20FB
F70F CD2EF7 CALL EOJ
F712 E69C ANI 9CH ;ISOLATE READ ERROR BITS
F714 C9 RET

F715 F620 WRDAT: ORI 20H ;ADD WRITE COMMAND
F717 324800 STA CMND
F71A D330 OUT DCMMD ;DISK COMMAND PORT
WRT1: OUTIR ;DO THE OUTPUT

F71C+EDB3
F71E 15 DCR D ;IN CASE > 256 BYTES
JRNZ WRT1

F71F+20FB
F721+180B JR EOJ

F723 0608 EOJB: MVI B,8 ;BASIS OF RESTORE COMMAND
F725 3A4600 EOJA: LDA STPRAT ;GET THE STEP RATE BITS
F728 B0 ORA B ;ADD ON THE COMMAND
F729 324800 STA CMND
F72C D330 OUT DCMMD ;DO THE COMMAND
F72E DB34 EOJ: IN DFLAG ;DISK FLAG PORT
F730 1F RAR
JRNC EOJ

F731+30FB
F733 DB30 EOJ1: IN DSTAT ;GET THE DISK STATUS
F735 324700 STA STATUS
F738 E6FC ANI OFCH
    
```

```

CP/M MACRO ASSEM 2.0      #026      DISK MOSS 2.2 MONITOR

F73A C9                    RET

;
F73B CD8EF7      ;SEEK: CALL   IDRD      ;INSURE HEADER HAS BEEN READ
F73E C423F7      CNZ       EOJB      ;RESTORE THE DRIVE IF ERROR
F741 F8          RM        ;DONE IF NO DRIVE
F742 3A4200      SEEK1: LDA   SECTOR   ;SET THE SECTOR
F745 D332        OUT      DSCTR     ;DISK SECTOR PORT
F747 DB31        IN       DTRCK     ;DISK TRACK PORT
F749 4F          MOV      C,A       ;SAVE IT
F74A 3A4100      LDA      TRACK     ;GET DESIRED TRACK
F74D B9          CMP      C         ;
;
F74E+280C        JRZ      RDWRT     ;JUMP IF NO SEEK NEEDED

F750 D333        OUT      DDATA     ;SET THE SEEK TRACK
F752 061C        MVI      B,1CH     ;BUILD THE SEEK COMMAND
F754 CD25F7      CALL     EOJA      ;DO THE SEEK
F757 E698        ANI      98H      ;SEEK ERROR MASK
F759 C0          RNZ      ;DONE IF SEEK ERROR
F75A DB31        IN       DTRCK     ;CHECK FOR TRACK 00
F75C B7          RDWRT: ORA      A         ;
F75D 214000      LXI      H,40H     ;BUILD SECTOR BYTE COUNT
;
;
F760+2803        JRZ      RDWRT0    ;JUMP IF TRACK 00

F762 3A5100      LDA      IDSV+3    ;GET SECTOR SIZE
F765 29          RDWRT0: DAD      H         ;DOUBLE (H,L)
F766 3D          DCR      A         ;LOOP CONTROL
F767 F265F7      JP       RDWRT0
F76A E5          PUSH     H
F76B OE80        MVI      C,80H     ;AUTO-WAIT BIT
F76D CDC3F7      CALL     SETUP
F770 DB34        IN       DFLAG     ;DISK FLAG PORT
F772 E620        ANI      20H      ;SEE IF HEAD IS LOADED
F774 3E04        MVI      A,4
;
;
F776+2801        JRZ      RDWRT1    ;JUMP IF NOT

F778 AF          XRA      A         ;ELSE, RESET THE HEAD LOAD FLAG
F779 C688        RDWRT1: ADI      88H     ;BUILD A READ SECTOR COMMAND
F77B 2A4C00      LHL     HSTBUF   ;GET THE DMA ADDRESS
F77E D1          POP      D         ;GET THE BYTE COUNT
F77F 43          MOV      B,E       ;SET UP FOR Z-80 I/O
F780 15          DCR      D         ;SEE IF 128 BYTE SECTOR
F781 14          INR      D
;
;
F782+2001        JRNZ      RDWRT2   ;JUMP IF NOT

F784 14          INR      D
F785 OE33        RDWRT2: MVI      C,DDATA ;
F787 BF          CMP      A         ;CLEAR THE FLAGS
F788 C9          RET

;
F789 0658        ;IDRD5: MVI      B,58H   ;BUILD A STEP-IN COMMAND
F78B CD25F7      CALL     EOJA
F78E 2A4900      IDRD:  LHL     LUNIT
F791 7C          MOV      A,H       ;GET THE CUNIT VALUE
F792 BD          CMP      L         ;SEE IF SAME AS LUNIT
F793 C8          RZ          ;RETURN IF SO
F794 OE80        IDRD1: MVI      C,80H   ;SET THE AUTO-WAIT BIT
F796 CDC3F7      CALL     SETUP
F799 CD33F7      CALL     EOJ1   ;INSURE A DRIVE IS THERE
F79C F8          RM        ;ERROR IF NOT
F79D E5          PUSH     H         ;SAVE POINTER
F79E 214E00      LXI      H,IDSV   ;SET UP TO READ ADDRESS
F7A1 013306      LXI      B,600H+DDATA
F7A4 1601        MVI      D,1
F7A6 3EC4        MVI      A,0C4H   ;READ ADDRESS COMMAND

```

```

CP/M MACRO ASSEM 2.0      #027      DISK MOSS 2.2 MONITOR

F7A8 CD05F7      CALL      RDAT
F7AB E1          POP      H          ;RESTORE POINTER
                JRZ      IDR2     ;JUMP IF GOOD READ

F7AC+2808
F7AE 3E40        MVI      A,40H      ;SEE IF DDEN IS SET
F7B0 BE          CMP      M
F7B1 D8          RC          ;TAKE THE ERROR IF SO
F7B2 B6          ORA      M          ;ELSE, TRY DDEN
F7B3 77          MOV      M,A
                JR      IDR2

F7B4+18D8

F7B6 DB32      ;IDR2: IN      DSCTR      ;GET THE TRACK NUMBER
F7B8 D331      OUT      DTRCK     ;SET THE TRACK REGISTER
F7BA B7        ORA      A          ;INSURE NOT ON TRACK 0
                JRZ      IDR5     ;JUMP IF NOT OKAY

F7BB+28CC
F7BD 7E          MOV      A,M          ;REGET SELBITS
F7BE 324900     STA      LUNIT     ;UPDATE LAST USED UNIT
F7C1 AF        XRA      A          ;RESET ERROR FLAGS
F7C2 C9        RET

;SET UP DRIVE NUMBER
F7C3 214A00     SETUP: LXI     H,CUNIT   ;SEE IF DRIVE HAS BEEN ACTIVE
F7C6 7E        MOV      A,M          ;GET THE SELBITS
F7C7 B7        ORA      A          ;SEE IF SET UP YET
                JRNZ      SU0     ;YES, SKIP INIT CODE

F7C8+2025

F7CA 3A4000     ;SETIT: LDA      DISKNO    ;GET THE DESIRED DRIVE
F7CD 47        MOV      B,A          ;SAVE IN WORK REGISTER
F7CE 04        INR      B          ;PREPARE TO CONVERT TO SELBITS
F7CF AF        XRA      A          ;ZERO TO A
F7D0 37        STC          ;DRIVE SELECT BIT
F7D1 17        SET1: RAL      ;SHIFT BIT INTO POSITION
                DJNZ     SET1     ;LOOP TIL BIT IS IN POSITION

F7D2+10FD
F7D4 F620      ORI      20H          ;ADD ON MOTOR ON BIT
F7D6 77        MOV      M,A          ;SAVE IT
F7D7 D334      OUT      DCNTL     ;SELECT THE DRIVE
F7D9 114600    LXI     D,STPRAT   ;SET INITIAL STEP RATE
F7DC 3E03      MVI      A,3          ; TO SLOWEST POSSIBLE
F7DE 12        STAX     D
F7DF CD23F7    CALL     EOJB          ;RESTORE THE DRIVE
F7E2 F8        RM          ;DONE IF DRIVE NOT READY
F7E3 DB04      IN      4          ;READ THE MINI TRK00 BIT
F7E5 1F        RAR          ;ISOLATE IT
                JRNC     SU0     ;JUMP IF MINI DRIVE

F7E6+3007
F7E8 3E10      MVI      A,10H     ;ELSE, ADD ON MAXI BIT
F7EA B6        ORA      M
F7EB 77        MOV      M,A
F7EC 3E02      MVI      A,2          ;SET MAXI STEP RATE
F7EE 12        STAX     D
F7EF DB31      SU0: IN      DTRCK   ;ELSE, SEE IF TRACK ZERO
F7F1 B7        ORA      A
F7F2 7E        MOV      A,M          ;REGET THE SELBITS
                JRNZ      SU1

F7F3+2002
F7F5 E6BF      SU1: ANI      OBFH     ;INSURE DDEN IS RESET
F7F7 B1        ORA      C          ;ADD ON AUTOWAIT BIT
F7F8 D334      OUT      DCNTL     ;OUTPUT THE SELBITS
F7FA 3A4300    LDA      SIDE     ;SET THE SIDE SELECT
F7FD D304      OUT      4
F7FF C9        RET
    
```

=====

APPENDIX D: TECHNICAL INFORMATION

=====

D.1 SYSTEM BUS INTERFACE


Table D-1 System Bus Signals

BUS PIN	SIGNAL NAME	SIGNAL DESCRIPTION
Inputs		
79-87 29-34 37	A0-A15	Address lines A0-A15.
35-36 38-40 88-90	D00-D07	Data Out lines (output from CPU).
96	sINTA	Interrupt Acknowledge status signal.
45	sOUT	Indicates the current bus cycle is an output cycle.
46	sINP	Indicates the current bus cycle is an input cycle.
76	pSYNC	Indicates the beginning of a machine cycle.
78	pDBIN	CPU or other bus master input strobe.
77	pWR*	Indicates data bits on D00-D07 are valid.
75	RESET*	CPU reset signal.
54	SLAVE CLR*	Bus slave reset signal.
68	MWRT	Active with pWR* during memory write cycle.
Outputs		
41-43 91-95	DIO-DI7	Data In lines (input to CPU).
72	RDY	Synchronizes data transfer between bus slave and master by indicating slave's readiness.
67	PHANTOM*	Disables normal memory when Phantom memory is active.
73	INT*	Requests interrupt service from CPU.
12	NMI*	Requests nonmaskable interrupt (i.e. one that cannot be software-disabled).
4-11	VI0-VI7*	Vectored Interrupt lines 0-7.
Power		
1,51	+8 Volts	Unregulated +8 Volts from power supply.
2	+16 Volts	Unregulated +16 Volts from power supply.
50,100	GND	Ground.

=====



Figure D-1 System Bus Pinouts




D.2 DRIVE BUS INTERFACE

Not all the signals available on the 2422's drive interface are implemented on every drive. The left hand column in Table D-2 notes whether or not the signal is available on all drive types, 8" drives only, or PerSci drives only.

Table D-2 Drive Bus Signals

USED BY	SIGNAL NAME	SIGNAL DESCRIPTION
	Inputs	
All	DS1-DS4	Drive Select lines 1 through 4.
All	MOTOR ON*	Turns the motor on to all drives accepting the signal. Not used by some 8" drives.
All	STEP*	Each negative pulse steps the Read/Write Head forward or backward one track.
All	DIRC	Determines the direction the R/W head steps. The head steps to the diskette center if DIRC high; to the perimeter if DIRC low.
All	WRITE GATE*	When active, write operations are enabled.
All	WRITE DATA*	The combined clock and data pulses written to the diskette.
All	SIDE SELECT	Indicates which side of a two-sided diskette is selected. High = side 0; Low = side 1.
8"	TRACK > 43*	When low, causes the write current to be reduced by 20%. Not used by all 8" drives.
	Outputs	
All	INDEX*	Pulses low when an index hole is detected.
All	TRK 00*	Indicates the Read/Write Head is positioned over TRK 00.
All	WRPT*	Goes low when a write-protected diskette is detected.
All	READ DATA*	The intermingled clock and data pulses from the drive. Each recorded flux transition results in a negative pulse.
8"	HLD*	Loads the Read/Write Head.
8"	READY*	Indicates the drive is ready for operation (drive door closed and drive up to speed).
8"	TWO-SIDED*	Indicates a two-sided diskette is in the currently selected drive.
PerSci	SEEK COMPLETE*	When high, indicates seek is in progress. When low, indicates seek is finished.
PerSci	REMOTE EJECT*	Causes the diskette in the currently selected drive to be ejected.



● These signals appear on the 8" drive bus in both configurations.

## D.3 USER REPLACEABLE PARTS

Please use CCS part numbers when ordering spares or replacements.

QTY	REF NO.	DESCRIPTION	CCS PART NO.*
----	-----	-----	-----
Capacitors			
2	C1,C13	56pF 500V 10% Mica	42215-55605
14	C2-4,8-11,14-18 21,22	.1uF 50V 20% Monolythic	42034-21046
4	C5,6,19,20	4.7uF 35V 20% Tantalum	42804-54756
1	C7	.47uF 50V 20% Monolythic	42034-24746
1	C12	10pF 500V 10% Mica	42215-51005

## Integrated Circuits

1	U1	7805, +5V Regulator	32000-07805
1	U2	78L12, +12V Regulator	32000-17812
2	U3,30	74LS123	30000-00132
5	U4, 18, 31, 38, 42	74LS74	30000-00074
1	U5	74LS38	30000-00038
2	U6, 14	74LS14	30000-00014
2	U7, 20	74LS00	30000-00000
1	U8	FD1793-02	31900-01793
1	U9, 41	7407	30200-07407
3	U10, 11, 27	7406	30200-00006
1	U12	74LS175	30000-00175
1	U13	74LS273	30000-00273
1	U15	74LS197	30000-00197
1	U16	74LS153	30000-00153
1	U17	74LS164	30000-00164
1	U19	74LS165	30000-00165
1	U21 (optional)	5623 ROM, I/O memory map	
1	U22	5623 ROM, programmed I/O decode	94000-00001
1	U23	5623 ROM, programmed ROM decode	94000-00002
1	U24	2316 ROM, MOSS 2.2 Disk Monitor	93601-00001
6	U25, 26, 36, 37 39, 40	74LS244	30000-00244
2	U28, 29	74LS04	30000-00004
1	U33	74LS10	30000-00010
1	U34	74LS132	30000-00132
2	U32, 35	74LS32	30000-00032
1	U43	74LS08	30000-00008
1	U44	74LS139	30000-00139

## Resistors

3	R1, 2, 3	220 ohm, 1/4W, 5%	40002-02215
1	R4	7.5K, 1/4W, 5%	40002-07525


QTY ----	REF NO. -----	DESCRIPTION -----	CCS PART NO.* -----
1	R5	1K, 1/4W, 5%	40002-01025
1	R6	150 ohm, 1/4W, 5%	40002-01515
1	R7	220K, 1/4W, 5%	40002-02245
1	R8	11K, 1/4W, 5%	40002-01135
1	R9	4.7K, 1/4W, 5%	40002-04725
2	R10,11	2.7K, 1/4W, 5%	40002-02725
1	Z1	150 ohm x 7 20% SIP Network	40930-71516
3	Z2,3,4	2.7K x 7 20% SIP Network	40930-72726

## Sockets

9	XU3,12,16,19, 21-23,30,44	16-Pin IC Sockets	58102-00160
24	XU4-7,9-11,14 15,17,18,20, 27-29,31-35,38, 41-43	14-Pin IC Sockets	58102-00140
1	XU8	40-Pin IC Socket	58102-00400
7	XU13,25,26 36,37,39,40	20-Pin IC Sockets	58102-00200
1	XU24	24-Pin IC Socket	58102-00240


## Miscellaneous

3	CR1-3	LEDs, Rectangular Red	37400-00001
1	J1	Connector, Right Angle 2 x 17-Pin	56005-02017
1	J2	Connector, Right Angle 2 x 25-Pin	56005-02025
1	W1	Header Strip, 1 x 2-Pin	56004-01002
1	Y1	16 MHz Crystal DIP	48321-60003
1	-	Heatsink, TO-220, .5"	60022-00001
1	-	Berg jumper plug	56200-00001
1	-	Screw, 6-32 x 3/8"	71006-32061
1	-	Nut, Hex Kep 6-32	73006-32001
2	-	PCB Extractor, Non-locking	60010-00001
2	-	Roll Pin Extractor Mounting	60010-00000




D.4 ASSEMBLY DRAWING

D.5 SCHEMATIC



MODEL 2422  
 ©CCS 1981  
 REV B  
 FLOPPY DISK CONTROLLER





MODEL 2422  
 ©CCS 1981  
 REV B  
 FLOPPY DISK CONTROLLER